Description of a Fault Tolerance System Implemented in a Hardware Architecture with Self-adaptive Capabilities
暂无分享,去创建一个
[1] Eduardo Sanchez,et al. POEtic: A Prototyping Platform for Bio-inspired Hardware , 2005, ICES.
[2] Eduardo Sanchez,et al. An in-system routing strategy for evolvable hardware programmable platforms , 2001, Proceedings Third NASA/DoD Workshop on Evolvable Hardware. EH-2001.
[3] Nicholas J. Macias,et al. Self-assembling circuits with autonomous fault handling , 2002, Proceedings 2002 NASA/DoD Conference on Evolvable Hardware.
[4] Chris R. Jesshope,et al. Formalizing SANE Virtual Processor in Thread Algebra , 2007, ICFEM.
[5] Ming Yang,et al. Self Adaptive Application Level Fault Tolerance for Parallel and Distributed Computing , 2007, 2007 IEEE International Parallel and Distributed Processing Symposium.
[6] Christian Haubelt,et al. Modeling and Design of Fault-Tolerant and Self-Adaptive Reconfigurable Networked Embedded Systems , 2006, EURASIP J. Embed. Syst..
[7] Jordi Madrenas,et al. Implementation of a Dynamic Fault-Tolerance Scaling Technique on a Self-Adaptive Hardware Architecture , 2009, ReConFig.
[8] Ajitha Rajan,et al. Requirements Coverage as an Adequacy Measure for Conformance Testing , 2008, ICFEM.