论文信息 - Design of a Built-in Multi-mode ICs Tester with Higher Testability Features—A most Suitable Testing Tool for BIST Environment

Design of a Built-in Multi-mode ICs Tester with Higher Testability Features—A most Suitable Testing Tool for BIST Environment

This paper describes a simple elegant design method to realize a built-in multi-mode ICs tester. The designed tester is capable of providing higher level of testability for testing the circuits in BIST environment. The proposed design approach is demonstrated by implementing the multi-mode tester's design on GAL16V8 chip.

Afaq Ahmad | Amer H Al-Habsi

[1] Afaq Ahmad. Critical role of polynomial seeds on the effectiveness of an LFSR-based testing technique , 1994 .

[2] N. K. Nanda,et al. Effectiveness of multiple compressions of multiple signatures , 1989 .

[3] Wilfried Daehn,et al. Bounds and analysis of aliasing errors in linear feedback shift registers , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4] N. K. Nanda,et al. Are primitive polynomials always best in signature analysis? , 1990, IEEE Design & Test of Computers.