A low power testing architecture for test-per-clock BIST

A novel allocated-by-weight seed-based BIST (ASB) architecture has been proposed for combinational circuits to test. A test sequence of ASB is termed as seeded weighted Gray cyclic shift sequence (SW-GCSS), generated by Gray cyclic shift sequence (GCSS) and canonical seeds. GCSS, termed as the characteristic sequence is a single input change (SIC) sequence with transitions of its bits different from each other. Based on theoretical deduction of the properties of canonical seeds, a novel algebraic model and an optimized algorithm have been developed, based on which a seed circuit is provided. SW-GCSS whose vectors are unique should be assigned to CUT (Circuit Under Test) according to weights to improve test efficiency. A method used to calculate and adjust weights is also given. Experimental results on the ISCAS85 benchmark circuits show that ASB architecture can achieve a 59.3%~97.3% power reduction compared with LFSRs, while ensuring high fault coverage, less test patterns and low hardware overhead.

[1]  Patrick Girard,et al.  A modified clock scheme for a low power BIST test pattern generator , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[2]  Constantin Halatsis,et al.  Algorithm for the generation of SIC pairs and its implementation in a BIST environment , 2006 .

[3]  R. Madhusudhanan,et al.  A BIST TPG for Low Power Dissipation and High Fault Coverage , 2009 .

[4]  P. Girard,et al.  Delay fault testing: choosing between random SIC and random MIC test sequences , 2000, Proceedings IEEE European Test Workshop.

[5]  P. Kongtim,et al.  Parallel LFSR reseeding for mixed-mode BIST , 2010, ECTI-CON2010: The 2010 ECTI International Confernce on Electrical Engineering/Electronics, Computer, Telecommunications and Information Technology.

[6]  Patrick Girard,et al.  A test vector inhibiting technique for low energy BIST design , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[7]  Dimitris Nikolos,et al.  A new test pattern generator for high defect coverage in a BIST environment , 2004, GLSVLSI '04.

[8]  Giovanni Squillero,et al.  Low power BIST via non-linear hybrid cellular automata , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[9]  Bogdan Dugonik,et al.  Test pattern generator modification method for BIST , 2010, The 33rd International Convention MIPRO.

[10]  Sandeep K. Gupta,et al.  DS-LFSR: a BIST TPG for low switching activity , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Steven F. Quigley,et al.  Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Aaas News,et al.  Book Reviews , 1893, Buffalo Medical and Surgical Journal.

[13]  Arnaud Virazel,et al.  On using efficient test sequences for BIST , 2002, Proceedings 20th IEEE VLSI Test Symposium (VTS 2002).

[14]  Constantin Halatsis,et al.  An efficient built-in self test method for robust path delay fault testing , 1996, J. Electron. Test..

[15]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[16]  Janusz Rajski,et al.  Ring generators - new devices for embedded test applications , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  Sandeep K. Gupta,et al.  DS-LFSR: a new BIST TPG for low heat dissipation , 1997, Proceedings International Test Conference 1997.

[18]  Mehdi Kamal,et al.  GABIST: A New Methodology to Find near Optimal LFSR for BIST Structure , 2007, 2007 14th IEEE International Conference on Electronics, Circuits and Systems.

[19]  Mark Mohammad Tehranipoor,et al.  Low-Transition Test Pattern Generation for BIST-Based Applications , 2008, IEEE Transactions on Computers.