0.3- mu m advanced SAINT FET's having asymmetric n/sup +/-layers for ultra-high-frequency GaAs MMIC's
暂无分享,去创建一个
[1] K. Yamasaki,et al. Determination of effective saturation velocity in n+self-aligned GaAs MESFET's with submicrometer gate lengths , 1986, IEEE Transactions on Electron Devices.
[2] T. Takada,et al. A 2Gb/s throughput GaAs digital time switch LSI using LSCFL , 1985, IEEE Transactions on Electron Devices.
[4] K. Yamasaki,et al. Below 10 ps/gate operation with buried p-layer SAINT FETs , 1984 .
[5] Tomoko Mizutani,et al. Self-align implantation for n+-layer technology (SAINT) for high-speed GaAs ICs , 1982 .
[6] M. Suzuki,et al. A GaAs 16-kbit static RAM using dislocation-free crystal , 1986, IEEE Transactions on Electron Devices.
[7] D. P. Siu,et al. Low-Noise MESFET's for Ion-Implanted GaAs MMIC's , 1983 .
[8] H. Fukui. Optimal noise figure of microwave GaAs MESFET's , 1979, IEEE Transactions on Electron Devices.
[9] Takatomo Enoki,et al. Advanced GaAs SAINT FET Fabrication Technology and its Application to above 9 GHz Frequency Divider , 1985 .