Experimental thermal resistance evaluation of a three-dimensional (3D) chip stack, including the transient measurements
暂无分享,去创建一个
K. Sakuma | K. Sueoka | K. Matsumoto | F. Yamada | Y. Orii | S. Ibaraki | H. Kikuchi
[1] Mitsumasa Koyanagi,et al. Future system-on-silicon LSI chips , 1998, IEEE Micro.
[2] Andreas Ostmann,et al. 3D System Integration Technologies , 2003 .
[3] E. Beyne,et al. Steady state and transient thermal analysis of hot spots in 3D stacked ICs using dedicated test chips , 2011, 2011 27th Annual IEEE Semiconductor Thermal Measurement and Management Symposium.
[4] Peter Ramm,et al. 3D integration technologies for MEMS/IC systems , 2009, 2009 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.
[5] Katsuyuki Sakuma,et al. Experimental thermal resistance evaluation of a three-dimensional (3D) chip stack , 2011, 2011 27th Annual IEEE Semiconductor Thermal Measurement and Management Symposium.
[6] Katsuyuki Sakuma,et al. Investigations of cooling solutions for three-dimensional (3D) chip stacks , 2010, 2010 26th Annual IEEE Semiconductor Thermal Measurement and Management Symposium (SEMI-THERM).
[7] W. Marsden. I and J , 2012 .
[8] Keiji Matsumoto,et al. Thermal resistance measurements of interconnections, for the investigation of the thermal resistance of a three-dimensional (3D) chip stack , 2009, 2009 25th Annual IEEE Semiconductor Thermal Measurement and Management Symposium.
[9] Katsuyuki Sakuma,et al. 3D chip-stacking technology with through-silicon vias and low-volume lead-free interconnections , 2008, IBM J. Res. Dev..
[10] Katsuyuki Sakuma,et al. Thermal resistance measurements of interconnections for a three-dimensional (3D) chip stack , 2009, 2009 IEEE International Conference on 3D System Integration.