High- /Metal-Gate Stack and Its MOSFET Characteristics
暂无分享,去创建一个
Suman Datta | Brian S. Doyle | J. Kavalieros | M. Metz | R. Chau | B. Doyle | S. Datta | M. Doczy | Robert S. Chau | Mark L. Doczy | Jack T. Kavalieros | Matthew V. Metz
[1] S. Datta,et al. High mobility Si/SiGe strained channel MOS transistors with HfO/sub 2//TiN gate stack , 2003, IEEE International Electron Devices Meeting 2003.
[2] Y. Tsunashima,et al. Fabrication of HfSiON gate dielectrics by plasma oxidation and nitridation, optimized for 65 nm mode low power CMOS applications , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).
[3] G. Bersuker,et al. Conventional poly-Si gate MOS-transistors with a novel, ultra-thin Hf-oxide layer , 2003, 2003 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.03CH37407).
[4] P. Abramowitz,et al. Dual-metal gate CMOS with HfO2 gate dielectric , 2002, Digest. International Electron Devices Meeting,.
[5] Experimental determination of band offset energies between Zr silicate alloy dielectrics and crystalline Si substrates by XAS, XPS and AES and ab initio theory: a new approach to the compositional dependence of direct tunneling currents , 2002, Digest. International Electron Devices Meeting,.
[6] K. Onishi,et al. Fabrication of high quality ultra-thin HfO/sub 2/ gate dielectric MOSFETs using deuterium anneal , 2002, Digest. International Electron Devices Meeting,.
[7] V. Misra,et al. Issues in High-ĸ Gate Stack Interfaces , 2002 .
[8] Robert M. Wallace,et al. High-κ gate dielectric materials , 2002 .
[9] L. Ragnarsson,et al. Ultrathin high-K gate stacks for advanced CMOS devices , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).
[10] E. Cartier,et al. Effective electron mobility in Si inversion layers in metal–oxide–semiconductor systems with a high-κ insulator: The role of remote phonon scattering , 2001 .
[11] G. Dewey,et al. 30 nm physical gate length CMOS transistors with 1.0 ps n-MOS and 1.7 ps p-MOS gate delays , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).
[12] Hongfa Luan,et al. Dual-metal gate technology for deep-submicron CMOS transistors , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).
[13] Mitra Dutta,et al. Reduction of interface phonon modes using metal-semiconductor heterostructures , 1993 .