Scheduling Traffic Matrices On General Switch Fabrics
暂无分享,去创建一个
Adnan Aziz | Xiang Wu | Amit Prakash | Marghoob Mohiyuddin | M. Mohiyuddin | A. Aziz | A. Prakash | Xiang Wu
[1] Richard M. Wilson,et al. A course in combinatorics , 1992 .
[2] F. Leighton,et al. Introduction to Parallel Algorithms and Architectures: Arrays, Trees, Hypercubes , 1991 .
[3] Cheng-Shang Chang,et al. Load balanced Birkhoff-von Neumann switches, part II: multi-stage buffering , 2002, Comput. Commun..
[4] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[5] R. K. Shyamasundar,et al. Introduction to algorithms , 1996 .
[6] A. J. Blanksby,et al. A 690-mW 1-Gb/s 1024-b, rate-1/2 low-density parity-check code decoder , 2001, IEEE J. Solid State Circuits.
[7] Nick McKeown,et al. The iSLIP scheduling algorithm for input-queued switches , 1999, TNET.
[8] Naoaki Yamanaka,et al. Architectural choices in large scale ATM switches , 1998 .
[9] Cheng-Shang Chang,et al. Load balanced Birkhoff-von Neumann switches, part I: one-stage buffering , 2002, Computer Communications.
[10] David S. Johnson,et al. Computers and In stractability: A Guide to the Theory of NP-Completeness. W. H Freeman, San Fran , 1979 .