Low power subsampling architecture for Internet of Things applications

[1]  A.A. Abidi,et al.  The Path to the Software-Defined Radio Receiver , 2007, IEEE Journal of Solid-State Circuits.

[2]  T.H. Lee,et al.  A 17-mW 0.66-mm/sup 2/ direct-conversion receiver for 1-Mb/s cable replacement , 2005, IEEE Journal of Solid-State Circuits.

[3]  Trung-Kien Nguyen,et al.  A Low-Power RF Direct-Conversion Receiver/Transmitter for 2.4-GHz-Band IEEE 802.15.4 Standard in 0.18- $\mu{\hbox {m}}$ CMOS Technology , 2006, IEEE Transactions on Microwave Theory and Techniques.

[4]  K. Folkesson,et al.  A 2.4-GHz RF sampling receiver front-end in 0.18-/spl mu/m CMOS , 2005, IEEE Journal of Solid-State Circuits.

[5]  Ralph Mason,et al.  Subsampling Architecture for Low Power Receivers , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Rodney G. Vaughan,et al.  The theory of bandpass sampling , 1991, IEEE Trans. Signal Process..

[7]  Hong Liu,et al.  A 780-MHz low power transceiver for wireless nodes applications in Internet of Things , 2013, 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS).

[8]  Gang Xu,et al.  Comparison of charge sampling and voltage sampling , 2000, Proceedings of the 43rd IEEE Midwest Symposium on Circuits and Systems (Cat.No.CH37144).

[9]  Andreas Kaiser,et al.  A Reconfigurable IF to DC Sub-Sampling Receiver Architecture With Embedded Channel Filtering for 60 GHz Applications , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Ralph Mason,et al.  Complete SOC transceiver in 0.18µm CMOS using Q-enhanced filtering, sub-sampling and injection locking , 2011, 2011 IEEE Custom Integrated Circuits Conference (CICC).

[11]  Pui-In Mak,et al.  9.4 A 0.5V 1.15mW 0.2mm2 Sub-GHz ZigBee receiver supporting 433/860/915/960MHz ISM bands with zero external components , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[12]  Jan M. Rabaey,et al.  13.5 A −97dBm-sensitivity interferer-resilient 2.4GHz wake-up receiver using dual-IF multi-N-Path architecture in 65nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[13]  Christian Enz,et al.  A 2.4-GHz MEMS-Based PLL-Free Multi-Channel Receiver With Channel Filtering at RF , 2013, IEEE J. Solid State Circuits.

[14]  Patrick Chiang,et al.  A Low-Power, Low-Voltage WBAN-Compatible Sub-Sampling PSK Receiver in 65 nm CMOS , 2014, IEEE Journal of Solid-State Circuits.