Stochastic variational analysis of large power grids considering intra-die correlations

For statistical timing and power analysis that are very important problems in the sub-100 nm technologies, stochastic analysis of power grids that characterizes the voltage fluctuations due to process variations is inevitable. In this paper, we propose an efficient algorithm for the variational analysis of large power grids in the presence of a significant number of Gaussian intra-die process variables that are correlated. We consider variations in the power grid's electrical parameters as spatial stochastic processes and express them as linear expansions in an orthonormal series of random variables using the Karhunen-Loeve (KLE) method. The voltage response is then represented as an orthonormal polynomial series and the coefficients are obtained optimally using the Galerkin method. We propose a novel method to separate the stochastic analysis for the random variables that effect only the inputs (e.g, drain currents) and for those that effect the system parameters as well (e.g., conductance, capacitance). We show that this parallelism can result in significant speed-ups in addition to the speed-ups inherent to Galerkin-based methods. Our analysis has been applied to several industrial power grids and the results show speed-ups of up to two orders of magnitude over Monte Carlo simulations for comparable accuracy

[1]  William J. Bowhill,et al.  Design of High-Performance Microprocessor Circuits , 2001 .

[2]  Costas J. Spanos,et al.  Modeling within-die spatial correlation effects for process-design co-optimization , 2005, Sixth international symposium on quality electronic design (isqed'05).

[3]  R. Ghanem,et al.  Stochastic Finite Elements: A Spectral Approach , 1990 .

[4]  Rajendran Panda,et al.  Hierarchical analysis of power distribution networks , 2000, DAC.

[5]  Sani R. Nassif,et al.  Fast power grid simulation , 2000, Proceedings 37th Design Automation Conference.

[6]  Imad A. Ferzli,et al.  Statistical verification of power grids considering process-induced leakage current variations , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).

[7]  Sani R. Nassif,et al.  A methodology for modeling the effects of systematic within-die interconnect and device variation on circuit performance , 2000, Proceedings 37th Design Automation Conference.

[8]  Michel Loève,et al.  Probability Theory I , 1977 .

[9]  Mark Horowitz,et al.  Techniques for calculating currents and voltages in VLSI power supply networks , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Ibrahim N. Hajj,et al.  Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolution , 1995, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Farid N. Najm,et al.  Statistical Verification of Power Grids Considering Process-Induced Leakage Current Variations , 2003, ICCAD.

[12]  Rajendran Panda,et al.  A stochastic approach to power grid analysis , 2004, Proceedings. 41st Design Automation Conference, 2004..

[13]  Peng Li Variational analysis of large power grids by exploring statistical sampling sharing and spatial locality , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..

[14]  Rajendran Panda,et al.  Design and analysis of power distribution networks in PowerPC microprocessors , 1998, DAC.

[15]  Sani R. Nassif,et al.  Models of process variations in device and interconnect , 2000 .

[16]  Sani R. Nassif,et al.  Random walks in a supply network , 2003, DAC '03.

[17]  David Blaauw,et al.  Parametric yield estimation considering leakage variability , 2004, Proceedings. 41st Design Automation Conference, 2004..

[18]  Rajendran Panda,et al.  Design and analysis of power distribution networks with accurate RLC models , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.