Efficiency analysis of importance sampling in deep submicron STT-RAM design using uncontrollable industry-compatible model parameter

In this paper, we first analyze the efficiency of importance sampling (IS) method in spin transfer torque random access memory (STT-RAM) design with industry-compatible model parameter. Commonly used normal fitting method cannot estimate the yield accurately unless an output distribution follows the Gaussian distribution. The efficiency of IS method is significantly degraded when industry-compatible model parameters are used because most variables affected by process variation are not controllable. With industry-compatible 45-nm model parameters, Monte Carlo HSPICE simulation results show that the required number of simulations to satisfy error rate less than 5% should be greater than 50,000.

[1]  Luan Tran,et al.  45nm low power CMOS logic compatible embedded STT MRAM utilizing a reverse-connection 1T/1MTJ cell , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[2]  Xin Li,et al.  Efficient SRAM Failure Rate Prediction via Gibbs Sampling , 2012, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Gang Chen,et al.  A 0.13 µm 8 Mb Logic-Based Cu $_{\rm x}$Si $_{\rm y}$O ReRAM With Self-Adaptive Operation for Yield Enhancement and Power Reduction , 2013, IEEE Journal of Solid-State Circuits.

[4]  Doris Schmitt-Landsiedel,et al.  Time-differential sense amplifier for sub-80mV bitline voltage embedded STT-MRAM in 40nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[5]  Rajiv V. Joshi,et al.  Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[6]  E. J. W. ter Maten,et al.  Importance sampling Monte Carlo simulations for accurate estimation of SRAM yield , 2008, ESSCIRC 2008 - 34th European Solid-State Circuits Conference.

[7]  Yehea I. Ismail,et al.  Accurate Estimation of SRAM Dynamic Stability , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[8]  Mohab Anis,et al.  A methodology for statistical estimation of read access yield in SRAMs , 2008, 2008 45th ACM/IEEE Design Automation Conference.

[9]  Andrew R. Brown,et al.  Simulation of intrinsic parameter fluctuations in decananometer and nanometer-scale MOSFETs , 2003 .

[10]  Hanwool Jeong,et al.  Comparative Study of Various Latch-Type Sense Amplifiers , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Ping Wang,et al.  Variability in sub-100nm SRAM designs , 2004, IEEE/ACM International Conference on Computer Aided Design, 2004. ICCAD-2004..

[12]  P. Stolk,et al.  Modeling statistical dopant fluctuations in MOS transistors , 1998 .

[13]  Meng-Fan Chang,et al.  19.4 embedded 1Mb ReRAM in 28nm CMOS with 0.27-to-1V read using swing-sample-and-couple sense amplifier and self-boost-write-termination scheme , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[14]  Seong-Ook Jung,et al.  A Split-Path Sensing Circuit for Spin Torque Transfer MRAM , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.

[15]  Kazuya Masu,et al.  Robust importance sampling for efficient SRAM yield analysis , 2010, 2010 11th International Symposium on Quality Electronic Design (ISQED).

[16]  Anantha Chandrakasan,et al.  A Low-Voltage 1 Mb FRAM in 0.13 $\mu$m CMOS Featuring Time-to-Digital Sensing for Expanded Operating Margin , 2012, IEEE Journal of Solid-State Circuits.

[17]  Seong-Ook Jung,et al.  A Novel Sensing Circuit for Deep Submicron Spin Transfer Torque MRAM (STT-MRAM) , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[18]  Seong-Ook Jung,et al.  An Offset-Tolerant Dual-Reference-Voltage Sensing Scheme for Deep Submicrometer STT-RAM , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[19]  Seong-Ook Jung,et al.  Numerical Estimation of Yield in Sub-100-nm SRAM Design Using Monte Carlo Simulation , 2008, IEEE Transactions on Circuits and Systems II: Express Briefs.

[20]  Seong-Ook Jung,et al.  A Double-Sensing-Margin Offset-Canceling Dual-Stage Sensing Circuit for Resistive Nonvolatile Memory , 2015, IEEE Transactions on Circuits and Systems II: Express Briefs.

[21]  J. Meindl,et al.  The impact of intrinsic device fluctuations on CMOS SRAM cell stability , 2001, IEEE J. Solid State Circuits.

[22]  Seong-Ook Jung,et al.  Latch Offset Cancellation Sense Amplifier for Deep Submicrometer STT-RAM , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.