A 48-Port FCC-Compliant 10GBASE-T Transmitter With Mixed-Mode Adaptive Echo Canceller

High density 48-port network switches demand very power-efficient, small form-factor physical layer transceivers which comply with the transmit PSD and return loss requirements, on the one hand, and meet the FCC Class-A specifications on the other hand, while achieving better than 10E-12 BER. The presented 10GBASE-T transmitter and hybrid utilize a current-mirroring amplifier with output rise-time control and high CMRR to perform a first-order linear and nonlinear echo cancellation while enabling the design of 48-port FCC compliant network switches. Experimental results over the 400-MHz bandwidth exhibit a worst case transmitter linearity of >;57 dBc as well as worst case post-hybrid fundamental and SFDR power of -18 and -70 dBc, respectively, across the 400-MHz frequency range of interest. The echo fundamental component is further attenuated to <; -60 dB in the analog domain by an adaptive mixed-mode echo canceller. Implemented in a 40-nm CMOS technology, the transmitter plus hybrid consumes 200 mW power and occupies 0.5 mm2.

[1]  Moshe Malkin,et al.  A full-duplex 10GBase-T transmitter hybrid with SFDR >65dBc Over 1 to 400MHz in 40nm CMOS , 2011, 2011 IEEE International Solid-State Circuits Conference.

[2]  Yu Lin,et al.  A 12 bit 2.9 GS/s DAC With IM3 $ ≪ -$60 dBc Beyond 1 GHz in 65 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[3]  D.A. Mercer,et al.  Low-Power Approaches to High-Speed Current-Steering Digital-to-Analog Converters in 0.18-$\mu$m CMOS , 2007, IEEE Journal of Solid-State Circuits.

[4]  Ramin Shirani,et al.  A 16-port FCC-compliant 10GBase-T transmitter and hybrid with 76dBc SFDR up to 400MHz scalable to 48 ports , 2012, 2012 IEEE International Solid-State Circuits Conference.