论文信息 - A 13.5Gb/s 20.5dB adaptive equalizer with simplified overshoot control in 65nm CMOS

A 13.5Gb/s 20.5dB adaptive equalizer with simplified overshoot control in 65nm CMOS

This paper presents a simplified overshoot control technique suitable for equalization of NRZ data pattern. Compared to conventional design, the generation of overshoot reference voltage is greatly simplified by using a top holder with swing-dependent built-in offset. Fabricated in a 65nm CMOS technology, the adaptive equalizer is capable of running at 13.5Gb/s over a 20-inch FR4 trace with a loss of 20.5dB at 6.75GHz while consuming 17mW from a 1.2V supply.

Tzu-Hsien Sang | Chia-Ming Tsai | Sheng-Kai You | Wey-Tin Wei

[1] Lee-Sup Kim,et al. A data pattern-tolerant adaptive equalizer using spectrum balancing method , 2009, 2009 Symposium on VLSI Circuits.

[2] Chia-Ming Tsai,et al. A 6Gb/s adaptive equalizer using overshoot control in 0.18µm CMOS technology , 2012, 2012 IEEE International Symposium on Circuits and Systems.

[3] S.. Gondi,et al. Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers , 2007, IEEE Journal of Solid-State Circuits.

[4] Deog-Kyoon Jeong,et al. A 0.18-/spl mu/m CMOS 3.5-gb/s continuous-time adaptive cable equalizer using enhanced low-frequency gain control method , 2004 .