Design of several asynchronous-logic macrocells for a low-voltage micropower cell library

Several asynchronous-logic macrocells for a cell library for low-voltage (1.1 V) power-critical applications are described. The intended application is for the realisation of the datapath of an embedded asynchronous digital signal processor in low-voltage power-critical digital hearing instruments where the speed is relatively low, <5 MHz. The macrocells are two 2-bit and three 16-bit adders, a 16times16-bit truncated parallel multiplier and a 16-bit accumulator. Compared to reported 2-bit adders, one of the 2-bit adders features the lowest energy-delay product (EDP), whereas the other features the lowest energy (power/MHz). Among the three proposed 16-bit adders, two of them feature the lowest EDP compared to the reported designs, and their completion detection circuit is very simple (an OR gate). The truncated parallel 16times16-bit multiplier features the lowest energy multiplier in the literature and this is achieved by truncation and by means of a proposed integrated latch-cum-adder (latch adder) that virtually eliminates the spurious switching in the adder block. The accumulator features the lowest energy accumulator, also by means of the latch adder embodied therein. All macrocells are verified by computer simulations and on the basis of measurements on prototype ICs

[1]  V. Akella,et al.  Design and analysis of asynchronous adders , 1998 .

[2]  Kwen-Siong Chong,et al.  Low-voltage asynchronous adders for low power and high speed applications , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[3]  L. S. Nielsen,et al.  Designing asynchronous circuits for low power: an IFIR filter bank for a digital hearing aid , 1999, Proc. IEEE.

[4]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[5]  Michael J. Schulte,et al.  Reduced power dissipation through truncated multiplication , 1999, Proceedings IEEE Alessandro Volta Memorial Workshop on Low-Power Design.

[6]  Andreas Antoniou,et al.  Area-efficient multipliers for digital signal processing applications , 1996 .

[7]  Jan M. Rabaey,et al.  Digital integrated circuits: a design perspective / Jan M. Rabaey, Anantha Chandrakasan, Borivoje Nikolic , 2003 .

[8]  Karl Papadantonakis,et al.  The Lutonium: a sub-nanojoule asynchronous 8051 microcontroller , 2003, Ninth International Symposium on Asynchronous Circuits and Systems, 2003. Proceedings..

[9]  Sanu Mathew,et al.  Energy-delay estimation technique for high-performance microprocessor VLSI adders , 2003, Proceedings 2003 16th IEEE Symposium on Computer Arithmetic.

[10]  Kwen-Siong Chong,et al.  A micropower low-voltage multiplier with reduced spurious switching , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[11]  Bah-Hwee Gwee,et al.  A micropower low-distortion digital pulsewidth modulator for a digital class D amplifier , 2002 .

[12]  Tarek Darwish,et al.  Performance analysis of low-power 1-bit CMOS full adder cells , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[13]  Anantha P. Chandrakasan,et al.  Low Power Digital CMOS Design , 1995 .

[14]  Jens Sparsø,et al.  Principles of Asynchronous Circuit Design , 2001 .

[15]  S. B. Furber,et al.  Design for testability of an asynchronous adder , 1996 .

[16]  Lan-Da Van,et al.  Design of the lower error fixed-width multiplier and its application , 2000 .

[17]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[18]  Kwen-Siong Chong,et al.  Low-voltage micropower asynchronous multiplier for hearing instruments , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[19]  Ran Ginosar,et al.  Low energy asynchronous adders , 2004, Proceedings of the 2004 11th IEEE International Conference on Electronics, Circuits and Systems, 2004. ICECS 2004..