Using an FPGA for Fast Bit Accurate SoC Simulation

In this paper we describe a sequential simulation method to simulate large parallel homo- and heterogeneous systems on a single FPGA. The method is applicable for parallel systems were lengthy cycle and bit accurate simulations are required. It is particularly designed for systems that do not fit completely on the simulation platform (i.e. FPGA). As a case study, we use a network-on-chip (NoC) that is simulated in SystemC and on the described FPGA simulator. This enables us to observe the NoC behavior under a large variety of traffic patterns. Compared with the SystemC simulation we achieved a factor 80-300 of speed improvement, without compromising the cycle and bit level accuracy.

[1]  Miltos D. Grammatikakis,et al.  OCCN: a NoC modeling framework for design exploration , 2004, J. Syst. Archit..

[2]  Gerard J. M. Smit,et al.  Efficient computation of buffer capacities for multi-rate real-time systems with back-pressure , 2006, Proceedings of the 4th International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS '06).

[3]  Dominique Borrione,et al.  The CONLAN Project: Status and Future Plans , 1982, 19th Design Automation Conference.

[4]  Gerard J. M. Smit,et al.  Providing QoS Guarantees in a NoC by Virtual Channel Reservation , 2006, ARC.

[5]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[6]  Kees G. W. Goossens,et al.  A Design Flow for Application-Specific Networks on Chip with Guaranteed Performance to Accelerate SOC Design and Verification , 2005, Design, Automation and Test in Europe.

[7]  Dominique Borrione,et al.  The CONLAN Project: Status and Future Plans , 1982, DAC 1982.

[8]  Rainer Leupers,et al.  A modular simulation framework for architectural exploration of on-chip interconnection networks , 2003, First IEEE/ACM/IFIP International Conference on Hardware/ Software Codesign and Systems Synthesis (IEEE Cat. No.03TH8721).

[9]  Robert W. Brodersen,et al.  Rapid design and analysis of communication systems using the BEE hardware emulation environment , 2003, 14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings..

[10]  Luca Benini,et al.  ×pipesCompiler: A Tool for Instantiating Application Specific Networks on Chip , 2004, DATE.

[11]  Wayne Luk,et al.  Evaluation of SystemC modelling of reconfigurable embedded systems , 2005, Design, Automation and Test in Europe.

[12]  Takayuki Sasaki,et al.  A practical approach for bus architecture optimization at transaction level , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[13]  Gerard J. M. Smit,et al.  An energy-efficient reconfigurable circuit-switched network-on-chip , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[14]  Rudy Lauwereins,et al.  Design, Automation, and Test in Europe , 2008 .

[15]  Gerard J. M. Smit,et al.  A virtual channel router for on-chip networks , 2004, IEEE International SOC Conference, 2004. Proceedings..

[16]  David A. Patterson,et al.  RAMP: research accelerator for multiple processors - a community vision for a shared experimental parallel HW/SW platform , 2006, ISPASS.