Power-gated MOS Current Mode Logic (PG-MCML): A power aware DPA-resistant standard cell library
暂无分享,去创建一个
Stéphane Badel | Yusuf Leblebici | Paolo Ienne | Alessandro Cevrero | Francesco Regazzoni | Micheal Schwander
[1] Stefan Mangard,et al. Masked Dual-Rail Pre-charge Logic: DPA-Resistance Without Routing Constraints , 2005, CHES.
[2] Karim Abdelhalim,et al. Adaptable MOS current mode logic for use in a multi-band RF prescaler , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[3] Johann Großschädl,et al. Power Analysis Resistant AES Implementation with Instruction Set Extensions , 2007, CHES.
[4] Masakazu Yamashina,et al. An MOS Current Mode Logic (MCML) Circuit for Low-Power Sub-GHz Processors , 1992 .
[5] Tetsuo Endoh,et al. 0.18- μm CMOS 10-Gb/s multiplexer/demultiplexer ICs using current mode logic with tolerance to threshold voltage fluctuation , 2001, IEEE J. Solid State Circuits.
[6] Simon Heron,et al. Encryption: Advanced Encryption Standard (AES) , 2009 .
[7] Christophe Clavier,et al. Correlation Power Analysis with a Leakage Model , 2004, CHES.
[8] M. I. Elmasry,et al. Dynamic current mode logic (DyCML): a new low-power high-performance logic style , 2001, IEEE J. Solid State Circuits.
[9] Stéphane Badel,et al. A Generic Standard Cell Design Methodology for Differential Circuit Styles , 2008, 2008 Design, Automation and Test in Europe.
[10] I. Verbauwhede,et al. A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards , 2002, Proceedings of the 28th European Solid-State Circuits Conference.
[11] Stéphane Badel,et al. A Design Flow and Evaluation Framework for DPA-Resistant Instruction Set Extensions , 2009, CHES.
[12] Stephan Henzler. Power Management of Digital Circuits in Deep Sub-Micron CMOS Technologies (Springer Series in Advanced Microelectronics) , 2006 .
[13] Yvon Savaria,et al. Shunt-peaking in MCML gates and its application in the design of a 20 Gb/s half-rate phase detector , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).
[14] Yvon Savaria,et al. 10 GHz PLL using active shunt-peaked MCML gates and improved frequency acquisition XOR phase detector in 0.18 /spl mu/m CMOS , 2004, 4th IEEE International Workshop on System-on-Chip for Real-Time Applications.
[15] Yvon Savaria,et al. 10 GHz PLL using active shunt-peaked MCML gates and improved frequency acquisition XOR phase detector in 0.18 /spl mu/m CMOS , 2004 .
[16] Siva Sai Yerubandi,et al. Differential Power Analysis , 2002 .
[17] Ingrid Verbauwhede,et al. Securing Encryption Algorithms against DPA at the Logic Level: Next Generation Smart Card Technology , 2003, CHES.
[18] William Stallings,et al. THE ADVANCED ENCRYPTION STANDARD , 2002, Cryptologia.