Design of Microstrip-to-Microstrip Via Transition in Multilayered LTCC for Frequencies up to 67 GHz

A wide-band microstrip-to-microstrip via transition proposed for connecting an integrated circuit chip and an antenna array on the opposite sides of a multilayered low-temperature co-fired ceramic substrate is investigated in this paper. To facilitate the design, it is decomposed into external and internal segments, which consist of two microstrip-to-via transitions and a multilayered through-hole via with four ground vias, respectively. The equivalent impedance of the internal segment is carefully calculated from the lump-circuit model extracted by Ansoft Q3D, and verified by high-frequency structure simulation (HFSS). The S-parameters of external segments are simulated by HFSS for impedance matching, thereby obtaining the appropriate physical parameters. The physical mechanisms that result in the insertion loss are explored in detail, and the effects of via diameter are also investigated for the reduction of insertion loss. By combining the designs of the external and internal segments, the simulated S-parameters demonstrated that the overall return loss level was above 20 dB within 57-67 GHz spectrum and insertion loss was better than 0.48 dB from d.c. up to 67 GHz. Coherent results between simulation and measurement were also obtained with a back-to-back transition structure.

[1]  Ruey-Beei Wu,et al.  Full-wave characterization of a through hole via in multi-layered packaging , 1995 .

[2]  Herbert Reichl,et al.  Modeling, Quantification, and Reduction of the Impact of Uncontrolled Return Currents of Vias Transiting Multilayered Packages and Boards , 2010, IEEE Transactions on Electromagnetic Compatibility.

[3]  Y. E. Yang,et al.  Modeling and analysis of vias in multilayered integrated circuits , 1993 .

[4]  Chia-yu Jin,et al.  Improving signal integrity by optimal design of power/ground plane stack-up structure , 2006, 2006 8th Electronics Packaging Technology Conference.

[5]  J. Papapolymerou,et al.  Highly integrated millimeter-wave passive components using 3-D LTCC system-on-package (SOP) technology , 2005, IEEE Transactions on Microwave Theory and Techniques.

[6]  W. John,et al.  Modeling and analysis of the return path discontinuity caused by vias using the 3-conductor model , 2003, 2003 IEEE International Symposium on Electromagnetic Compatibility, 2003. EMC '03..

[7]  Xiaoxiong Gu,et al.  Full-Wave Solver for Microstrip Trace and Through-Hole Via in Layered Media , 2008, IEEE Transactions on Advanced Packaging.

[8]  Joungho Kim,et al.  Effect of decoupling capacitor on signal integrity in applications with reference plane change , 2003, 53rd Electronic Components and Technology Conference, 2003. Proceedings..

[9]  Jin Zhao,et al.  Via and return path discontinuity impact on high speed digital signal quality , 2000, IEEE 9th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.00TH8524).

[10]  R. Wu,et al.  A wide-band microstrip-to-microstrip multi-layered via transition using LTCC technology , 2009, 2009 IEEE Electrical Design of Advanced Packaging & Systems Symposium (EDAPS).

[11]  Jun Fan,et al.  Return via connections for extending signal link path bandwidth of via transitions , 2008, 2008 International Symposium on Electromagnetic Compatibility - EMC Europe.

[12]  F. Olyslager,et al.  Study of the ground bounce caused by power plane resonances , 1998 .

[13]  James L. Drewniak,et al.  Power bus decoupling on multilayer printed circuit boards , 1995 .

[14]  Raj Mittra,et al.  Time-domain electromagnetic analysis of interconnects in a computer chip package , 1992 .

[15]  Xiaoxiong Gu,et al.  Impedance design for multi-layered vias , 2008, 2008 IEEE-EPEP Electrical Performance of Electronic Packaging.

[16]  E. R. Pillai,et al.  Coax via-A technique to reduce crosstalk and enhance impedance match at vias in high-frequency multilayer packages verified by FDTD and MoM modeling , 1997 .