MAVD: MPEG-2 audio video decode system on MDSP/sup TM/

We have implemented a so/bvare on(v MPEG-2 Azidio Video Decode (MAVD) system on the Cradle MDSP" architectlire arid we highlight the siritobilip of MDSP"' architectrire to e.rpluit the data, algorithinic, and pipeline parallelization q/fered hv Video processing algoritlnw like the MPEG2 Video ./or real-time perJiirniance and efficient partitioning a/ Systeiir. Audio and Video Proces.sing 017 a single chip nniltiprocessor. Most e.xisting implementations extract either data or pipeline paralleli.sm along with Instmction Level Paralleli.sm (ILP) in their implementations. We disciics the design of MP@ML MPEG2 video decoding system and MPEG-2 Stereo Decode Svsten? on this shored memon, MDSP" plulfbrm. We also highlight how tl7e processor scalahilit?, is exploited as part of the design on this architectirre. Althaiigh simiiltaneous audio-video decode on general-pirrpose processors provides ,/le.rihilip, they are not cost-effective. Most of the media prucesu0r.s exploit hardware acceleration in part or Jirll to alleviate the high-thro~ighprit demands pnt hv these algorithins; thewhy making tl7em inJlerih1e Jar other applications. With the fle.rihility ofired IJV the Cradle platform we cozrld design a video decoder that coiild scale Jiom fbsr MSP.s (Media Stream Proce.ssor that is a clrister ufone RISC arid hvo DSP processors) to eight MSPs and hrrild a single-chip solntian inchiding the 10 interfaces ,for, videa/aridio output. TI7e s,vstem l7a.s heen tested on Cradle's internal CRA20.03 evahiation hoard. Specific contributions inclrrde the mdtiple VLD algorithm and other heiiri.stic approaches like ea!-ly- termination IDCTJbrfast video decoding.

[1]  Andrew Wolfe,et al.  Available parallelism in video applications , 1997, Proceedings of 30th Annual International Symposium on Microarchitecture.

[2]  David A. Patterson,et al.  Vector vs. superscalar and VLIW architectures for embedded multimedia benchmarks , 2002, 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002. (MICRO-35). Proceedings..

[3]  V. Michael Bove,et al.  Cheops: a reconfigurable data-flow system for video processing , 1995, IEEE Trans. Circuits Syst. Video Technol..

[4]  Nobu Matsumoto,et al.  A single-chip MPEG-2 codec based on customizable media microprocessor , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[5]  Shawmin Lei,et al.  An entropy coding system for digital HDTV applications , 1991, IEEE Trans. Circuits Syst. Video Technol..

[6]  Ming Lei Liou,et al.  A Data-Parallel Approach for Real-Time MPEG-2 Video Encoding , 1995, J. Parallel Distributed Comput..

[7]  T. Akiyama,et al.  MPEG2 Video Codec Using Image Compression DSP , 1994, IEEE International Conference on Consumer Electronics.

[8]  William J. Dally,et al.  Media processing applications on the Imagine stream processor , 2002, Proceedings. IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[9]  Karl M. Guttag,et al.  A single-chip multiprocessor for multimedia: the MVP , 1992, IEEE Computer Graphics and Applications.

[10]  Chad E. Fogg.  Survey of software and hardware VLC architectures , 1994, Electronic Imaging.

[11]  Andrej Zemva,et al.  HW/SW partitioned optimization and VLSI-FPGA implementation of the MPEG-2 video decoder , 2003, 2003 Design, Automation and Test in Europe Conference and Exhibition.

[12]  Ken Kennedy,et al.  Reducing and Vectorizing Procedures for Telescoping Languages , 2004, International Journal of Parallel Programming.

[13]  Masao Ikekawa,et al.  Parallel variable length decoding with inverse quantization for software MPEG-2 decoders , 1997, 1997 IEEE Workshop on Signal Processing Systems. SiPS 97 Design and Implementation formerly VLSI Signal Processing.

[14]  Uri C. Weiser,et al.  MMX technology extension to the Intel architecture , 1996, IEEE Micro.

[15]  Peter Pirsch,et al.  Multiprocessor performance for real-time processing of video coding applications , 1992, IEEE Trans. Circuits Syst. Video Technol..

[16]  Kazuhiro Maeda,et al.  An advanced multimedia processing LSI suitable for HDTV applications , 2001, IEEE Trans. Consumer Electron..

[17]  D. E. Hocevar,et al.  Performance modeling for system design: an MPEG A/V decoder example , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[18]  Tsvetomir P. Petrov.  Code Compaction and Parallelization for VLIW/DSP Chip Architectures , 1999 .

[19]  Dhabaleswar K. Panda,et al.  Experiences with software MPEG-2 video decompression on an SMP PC , 1998, Proceedings of the 1998 ICPP Workshop on Architectural and OS Support for Multimedia Applications Flexible Communication Systems. Wireless Networks and Mobile Computing (Cat. No.98EX206).

[20]  David A. Patterson,et al.  Scalable Vector Media-processors for Embedded Systems , 2002 .

[21]  S. Sriram,et al.  MPEG-2 video decoding on the TMS320C6X DSP architecture , 1998, Conference Record of Thirty-Second Asilomar Conference on Signals, Systems and Computers (Cat. No.98CH36284).

[22]  Kai Li,et al.  A parallel ultra-high resolution MPEG-2 video decoder for PC cluster based tiled display systems , 2002, Proceedings 16th International Parallel and Distributed Processing Symposium.

[23]  Marc Tremblay,et al.  VIS speeds new media processing , 1996, IEEE Micro.

[24]  Yongmin Kim,et al.  Real-time MPEG video codec on a single-chip multiprocessor , 1994, Electronic Imaging.

[25]  Jason Fritts.  Multi-level memory prefetching for media and stream processing , 2002, Proceedings. IEEE International Conference on Multimedia and Expo.

[26]  Angelos Bilas,et al.  Real-time parallel MPEG-2 decoding in software , 1997, Proceedings 11th International Parallel Processing Symposium.