Limit cycles in Digital Bang-Bang PLLs
暂无分享,去创建一个
[1] Nicola Da Dalt. A design-oriented study of the nonlinear dynamics of digital bang-bang PLLs , 2005, IEEE Trans. Circuits Syst. I Regul. Pap..
[2] R. Walker. Designing Bang-Bang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , .
[3] Behzad Razavi. Designing BangBang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , 2003 .
[4] Greg M. Bernstein,et al. Nonlinear dynamics of a digital phase locked loop , 1989, IEEE Trans. Commun..
[5] B. Razavi,et al. Analysis and modeling of bang-bang clock and data recovery circuits , 2004, IEEE Journal of Solid-State Circuits.
[6] Orla Feely,et al. Limit cycles in bang-bang phase-locked loops , 2006, 2006 IEEE International Symposium on Circuits and Systems.