A 55-dB SFDR 16-GS/s track-and-hold amplifier in 0.18 µm SiGe using differential feedthrough cancellation technique
暂无分享,去创建一个
[1] Aydin Babakhani,et al. A 40GS/s Track-and-Hold amplifier with 62dB SFDR3 in 45nm CMOS SOI , 2014, 2014 IEEE MTT-S International Microwave Symposium (IMS2014).
[2] S.P. Voinigescu,et al. A 35-GS/s, 4-Bit Flash ADC With Active Data and Clock Distribution Trees , 2009, IEEE Journal of Solid-State Circuits.
[3] Andreas Leven,et al. A 6-b 12-GSamples/s track-and-hold amplifier in InP DHBT technology , 2003 .
[4] Behzad Razavi,et al. Principles of Data Conversion System Design , 1994 .
[5] Anand Gopinath,et al. A 20 GS/s 1.2 V 0.13 $\mu\hbox{m}$ CMOS Switched Cascode Track-and-Hold Amplifier , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.
[6] Wei-Min Lance Kuo,et al. A 40 GS/s SiGe track-and-hold amplifier , 2008, 2008 IEEE Bipolar/BiCMOS Circuits and Technology Meeting.
[7] A. Ouslimani,et al. A 1GSample/s, 15 GHz input bandwidth master-slave track-&-hold amplifier in InP-DHBT technology , 2009, 2009 IEEE MTT-S International Microwave Symposium Digest.
[8] R. Krithivasan,et al. A 5-bit, 18 GS/sec SiGe HBT track-and-hold amplifier , 2005, IEEE Compound Semiconductor Integrated Circuit Symposium, 2005. CSIC '05..
[9] Kevin Chen,et al. Design and Analysis of CMOS High-Speed High Dynamic-Range Track-and-Hold Amplifiers , 2015, IEEE Transactions on Microwave Theory and Techniques.