Source Switched Charge-Pump PLLs for High-Dose Radiation Environments

This article presents a radiation tolerant charge-pump phase-locked loop (PLL) with low static phase error variability suitable for high-performance clock systems in high-dose radiation environments. We investigate the use of source switching charge-pump architectures to minimize any voltage- or dose-dependent charge injection and address the limitations of enclosed layout transistors (ELTs) in the conventional drain switched charge-pump. The circuit has been processed in a 65-nm complementary metal–oxide–semiconductor (CMOS) technology and has been experimentally verified with X-rays up to a total ionizing dose of 180 Mrad.

[1]  P. Moreira,et al.  Single-Event Effect Responses of Integrated Planar Inductors in 65-nm CMOS , 2021, IEEE Transactions on Nuclear Science.

[2]  Xinpeng Xing,et al.  A Charge Pump with Perfect Current Matching Applied to Phase-Locked Loop in 65nm CMOS , 2021, 2021 IEEE 14th International Conference on ASIC (ASICON).

[3]  S. Saponara,et al.  Design and Verification of a 6.25 GHz LC-Tank VCO Integrated in 65 nm CMOS Technology Operating up to 1 Grad TID , 2021, IEEE Transactions on Nuclear Science.

[4]  Ding Ding,et al.  Design of a High-Performance Low-Cost Radiation-Hardened Phase-Locked Loop for Space Application , 2020, IEEE Transactions on Aerospace and Electronic Systems.

[5]  F. Faccio,et al.  Modeling of High Total Ionizing Dose (TID) Effects for Enclosed Layout Transistors in 65 nm Bulk CMOS , 2018, 2018 International Semiconductor Conference (CAS).

[6]  peixiong zhao,et al.  Dose-Rate Sensitivity of 65-nm MOSFETs Exposed to Ultrahigh Doses , 2018, IEEE Transactions on Nuclear Science.

[7]  Yunlong Zheng,et al.  Study of Total-Ionizing-Dose Effects on a Single-Event-Hardened Phase-Locked Loop , 2018, IEEE Transactions on Nuclear Science.

[8]  S. Gerardin,et al.  Radiation-Induced Short Channel (RISCE) and Narrow Channel (RINCE) Effects in 65 and 130 nm MOSFETs , 2015, IEEE Transactions on Nuclear Science.

[9]  Konstantinos Moustakas,et al.  Low voltage CMOS charge pump with excellent current matching based on a rail-to-rail current conveyor , 2015, 2015 IEEE 13th International New Circuits and Systems Conference (NEWCAS).

[10]  Janet Roveda,et al.  A radiation-hardened-by-design phase-locked loop using feedback voltage controlled oscillator , 2015, Sixteenth International Symposium on Quality Electronic Design.

[11]  Gilson I. Wirth,et al.  Performance analysis of a clock generator PLL under TID effects , 2014, 2014 15th Latin American Test Workshop - LATW.

[12]  Gilson I. Wirth,et al.  A PLL for clock generation with automatic frequency control under TID effects , 2012, 2012 25th Symposium on Integrated Circuits and Systems Design (SBCCI).

[13]  Lei Li,et al.  Single-event transients in LC-tank VCO , 2012, The 2012 International Workshop on Microwave and Millimeter Wave Circuits and System Technology.

[14]  T. D. Loveless,et al.  A Generalized Linear Model for Single Event Transient Propagation in Phase-Locked Loops , 2010, IEEE Transactions on Nuclear Science.

[15]  T. D. Loveless,et al.  A Probabilistic Analysis Technique Applied to a Radiation-Hardened-by-Design Voltage-Controlled Oscillator for Mixed-Signal Phase-Locked Loops , 2008, IEEE Transactions on Nuclear Science.

[16]  T. D. Loveless,et al.  A Single-Event-Hardened Phase-Locked Loop Fabricated in 130 nm CMOS , 2007, IEEE Transactions on Nuclear Science.

[17]  T. D. Loveless,et al.  Modeling and Mitigating Single-Event Transients in Voltage-Controlled Oscillators , 2007, IEEE Transactions on Nuclear Science.

[18]  T. D. Loveless,et al.  A Hardened-by-Design Technique for RF Digital Phase-Locked Loops , 2006, IEEE Transactions on Nuclear Science.

[19]  L. Massengill,et al.  Towards SET Mitigation in RF Digital PLLs: From Error Characterization to Radiation Hardening Considerations , 2005, IEEE Transactions on Nuclear Science.

[20]  J. Christiansen,et al.  A 2.56-GHz SEU Radiation Hard $LC$ -Tank VCO for High-Speed Communication Links in 65-nm CMOS Technology , 2018, IEEE Transactions on Nuclear Science.

[21]  T. D. Loveless,et al.  Combined Effects of Total Ionizing Dose and Temperature on a K-Band Quadrature LC-Tank VCO in a 32 nm CMOS SOI Technology , 2017, IEEE Transactions on Nuclear Science.

[22]  Paul Leroux,et al.  A Self-Calibrated Bang–Bang Phase Detector for Low-Offset Time Signal Processing , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.

[23]  Paul Leroux,et al.  A single-event upset robust, 2.2 GHz to 3.2 GHz, 345 fs jitter PLL with triple-modular redundant phase detector in 65 nm CMOS , 2016, 2016 IEEE Asian Solid-State Circuits Conference (A-SSCC).