Central FPGA-based destination and load control in the LHCb MHz event readout