论文信息 - Power-Rail ESD Clamp Circuit with Polysilicon Diodes Against False Trigger During Fast Power-on Events

Power-Rail ESD Clamp Circuit with Polysilicon Diodes Against False Trigger During Fast Power-on Events

A new power-rail ESD clamp circuit with both timing and voltage-level detection is proposed against false trigger events. A RC stage is used for dv/dt detection and a diode string is used to detect the over-stress voltage level during ESD events. By using fully isolated polysilicon diodes, the standby leakage current of the proposed power-rail ESD clamp can be effectively reduced.

M. Ker | Jie-Ting Chen

[1] Timothy J. Maloney,et al. Novel clamp circuits for IC power supply protection , 1995 .

[2] S. Furkay,et al. Analysis of snubber-clamped diode-string mixed voltage interface ESD protection network for advanced microprocessors , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[3] M. Ker. Whole-chip ESD protection design with efficient VDD-to-VSS ESD clamp circuits for submicron CMOS VLSI , 1999 .

[4] Ming-Dou Ker,et al. Design on the low-leakage diode string for using in the power-rail ESD clamp circuits in a 0.35-/spl mu/m silicide CMOS process , 2000, IEEE Journal of Solid-State Circuits.

[5] Tung-Yang Chen,et al. On-chip ESD protection design by using polysilicon diodes in CMOS process , 2001 .

[6] Ming-Dou Ker,et al. Capacitor-Less Design of Power-Rail ESD Clamp Circuit With Adjustable Holding Voltage for On-Chip ESD Protection , 2010, IEEE Journal of Solid-State Circuits.

[7] Chun-Yu Lin,et al. Area-Efficient and Low-Leakage Diode String for On-Chip ESD Protection , 2016, IEEE Transactions on Electron Devices.

[8] Ramachandran Venkatasubramanian,et al. Rail Clamp with Dynamic Time-Constant Adjustment , 2016, IEEE Journal of Solid-State Circuits.

[9] Nathaniel Peachey,et al. ESD power clamp with adjustable trigger voltage for RF power amplifier integrated circuit , 2016, 2016 38th Electrical Overstress/Electrostatic Discharge Symposium (EOS/ESD).