A low area FIR filter for FPGA implementation

This paper proposes a high speed and low area architecture for the implementation of a FIR (Finite Impulse Response) filter into a Field Programmable Gate Array (FPGA) device. The new FIR filter type is implemented with no multiplication block, using only adders and shifting registers. This is possible because a coefficient approximation is performed, using an algorithm that computes the coefficients like a sum-of-power-of-two terms.

[1]  Shing-Chow Chan,et al.  Multiplier-less FIR digital filters using programmable sum-of-power-of-two (SOPOT) coefficients , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..

[2]  Gregory Ray Goslin,et al.  Guide to using field programmable gate arrays (FPGAs) for application-specific digital signal processing performance , 1996, Other Conferences.

[3]  T. Sansaloni,et al.  A study about FPGA-based digital filters , 1998, 1998 IEEE Workshop on Signal Processing Systems. SIPS 98. Design and Implementation (Cat. No.98TH8374).

[5]  Philip Heng Wai Leong,et al.  Recent Trends in FPGA Architectures and Applications , 2008, 4th IEEE International Symposium on Electronic Design, Test and Applications (delta 2008).

[6]  Joseph B. Evans.  An efficient FIR filter architecture , 1993, 1993 IEEE International Symposium on Circuits and Systems.