Early result from adaptive combination of LRU, LFU and FIFO to improve cache server performance in telecommunication network

telecommunications system network server is a multimedia storage medium, load server is storing data transmission can be reduced with an additional caches servers which store data while making it easier for clients to access informations. The more clients to access information causing increasing caches capacity is needed deletion of caches with using a combination of algorithm LRU, LFU and FIFO Queue method, in time of the initial data to be deleted (FIFO), the other algorithm will detect if such data has the most references (LFU) or LRU algorithm so that frequently accessed data to be stored is cached it will reduce delay time, Throughput and Loss Browsing.

[1]  Gurindar S. Sohi Cache Memory Organization to Enhance the Yield of High-Performance VLSI Processors , 1989, IEEE Trans. Computers.

[2]  Mohsen Sharifi,et al.  Performance Evaluation of Cache Memory Organizations in Embedded Systems , 2007, Fourth International Conference on Information Technology (ITNG'07).

[3]  Seyed Ghassem Miremadi,et al.  Hierarchical multiple associative mapping in cache memories , 2005, 12th IEEE International Conference and Workshops on the Engineering of Computer-Based Systems (ECBS'05).

[4]  Janak H. Patel,et al.  Accurate Low-Cost Methods for Performance Evaluation of Cache Memory Systems , 1988, IEEE Trans. Computers.

[5]  Hsing Mei,et al.  Hybrid prefetching for WWW proxy servers , 1998, Proceedings 1998 International Conference on Parallel and Distributed Systems (Cat. No.98TB100250).

[6]  Nanning Zheng,et al.  Using Magnetic RAM to Build Low-Power and Soft Error-Resilient L1 Cache , 2012, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Zhao Zhang,et al.  Design and optimization of large size and low overhead off-chip caches , 2004, IEEE Transactions on Computers.

[8]  Richa Gupta,et al.  Average memory access time reduction in multilevel cache of proxy server , 2013, 2013 3rd IEEE International Advance Computing Conference (IACC).

[9]  Jean-Didier Legat,et al.  Application-Specific Reconfigurable XOR-Indexing to Eliminate Cache Conflict Misses , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[10]  A. K. Goksel,et al.  A content addressable memory management unit with on-chip data cache , 1989 .