Design and analysis of high-speed 8-bit ALU using 18 nm FinFET technology

All modern computational devices consist of ALU. With increase in complexity of software and the consistent shift of software towards parallelism, high speed processors with hardware support for time consuming operations such as multiplication would benefit. Smaller, compact devices such as IoT devices need to run software such as security software and be able to offload computation cost from the cloud. In this paper, a high speed 8-bit ALU using 18 nm FinFET technology is proposed. The arithmetic and logical unit consists of fast compute units such as Kogge Stone fast adder and Dadda multiplier along with basic logic gates. In this paper, an ALU with each compute unit optimized for speed is proposed, while responsibly consuming area. Dadda multiplier is of 8 × 8 architecture as opposed to conventional approach of 4 × 4 making it a true 8-bit ALU. Simulation and analysis is done using Cadence Virtuoso in Analog Design Environment. The transistor count of proposed design is 5298, the power consumption is 219 µW and maximum delay is 166.8 ps. The design is also expected to consume a maximum of one clock cycle for any computation.

[1]  Jaehoon Paul Jeong,et al.  IoT security vulnerability: A case study of a Web camera , 2018, 2018 20th International Conference on Advanced Communication Technology (ICACT).

[2]  Nidhi Purohit,et al.  A high speed and low power 4-bit multiplier using FinFET technology , 2016, 2016 2nd International Conference on Next Generation Computing Technologies (NGCT).

[3]  S PremanandaB,et al.  DESIGN AND IMPLEMENTATION OF FASTER PARALLEL PREFIX KOGGE STONE ADDER , 2014 .

[4]  Alireza Shafaei,et al.  5nm FinFET Standard Cell Library Optimization and Circuit Synthesis in Near-and Super-Threshold Voltage Regimes , 2014, 2014 IEEE Computer Society Annual Symposium on VLSI.

[5]  Wenjing Rao,et al.  A General Design Framework for Sparse Parallel Prefix Adders , 2017, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[6]  Eugene John,et al.  Leakage and delay analysis in FinFET array multiplier circuits , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).

[7]  Tariq Kamal,et al.  Low power 4×4 bit multiplier design using dadda algorithm and optimized full adder , 2018, 2018 15th International Bhurban Conference on Applied Sciences and Technology (IBCAST).

[8]  Qasem Abu Al-Haija,et al.  Cost analysis study of variable parallel prefix adders using altera cyclone IV FPGA kit , 2017, 2017 International Conference on Electrical and Computing Technologies and Applications (ICECTA).

[9]  E.J. Nowak,et al.  Turning silicon on its edge [double gate CMOS/FinFET technology] , 2004, IEEE Circuits and Devices Magazine.

[10]  Vandana Niranjan,et al.  A new 16-bit ALU using variable stage adder and PTL mux , 2017, 2017 International Conference on Computing, Communication and Automation (ICCCA).

[11]  B. Keerthi Priya,et al.  16-Bit FinFET based ALU in 7nm technology for High Performance Mode and Low Standby Power Mode , 2016, 2016 International Conference on Advanced Communication Control and Computing Technologies (ICACCCT).

[12]  Debasish Nayak,et al.  Design and implementation of different types of full adders in ALU and leakage minimization , 2017, 2017 International Conference on Trends in Electronics and Informatics (ICEI).

[13]  Vishnu G. Naik,et al.  Design of low power barrel shifter and vedic multiplier with kogge-stone adder using reversible logic gates , 2017, 2017 International Conference on Communication and Signal Processing (ICCSP).

[14]  Ravi Tiwari,et al.  Low power 8-bit ALU design using full adder and multiplexer , 2016, 2016 International Conference on Wireless Communications, Signal Processing and Networking (WiSPNET).

[15]  Eugene John,et al.  A quantitative performance analysis of FinFET based multiplier circuits , 2016, 2016 IEEE 59th International Midwest Symposium on Circuits and Systems (MWSCAS).

[16]  Vladimir Stojanovic,et al.  Comparative analysis of master-slave latches and flip-flops for high-performance and low-power systems , 1999, IEEE J. Solid State Circuits.