Reliability analysis of next generation wafer level chip scale

In this paper, the reliability performance of next generation WLCSP is studied through modeling. Intensive study is carried out from single bump design to package dimension design and the application design in PCB board. Polyimide, solder joint array layout with different width and length ratio and the PCB board via layout are simulated to improve the reliability performance. The models with different polyimide layouts and different material are studied in both thermal cycling and drop test. Then, the impact of different bump array width and length ratio on the next generation of the WLCSP is studied for the reliability performance. Finally, the impact of different PCB board via design and layout on the reliability performance of next generation WLCSP is analyzed in thermal cycling test. Different through board vias and blind vias array in PCB board are studied.

[1]  P. Marjamaki,et al.  Deformation characteristics and microstructural evolution of SnAgCu solder joints , 2005, EuroSimE 2005. Proceedings of the 6th International Conference on Thermal, Mechanial and Multi-Physics Simulation and Experiments in Micro-Electronics and Micro-Systems, 2005..

[2]  Tiao Zhou,et al.  JEDEC board drop test simulation for wafer level packages (WLPs) , 2009, 2009 59th Electronic Components and Technology Conference.

[3]  D. Manessis,et al.  Alternative UBM for Lead Free Solder Bumping using C4NP , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[4]  Soon-Bok Lee,et al.  Fatigue Life Evaluation of Lead-free Solder under Thermal and Mechanical Loads , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[5]  Yong Liu,et al.  Modeling for critical design and performance of wafer level chip scale package , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.