Analysis of advanced technology nodes and h-NA EUV introduction: a cost perspective

The continued need to satisfy the Power-Performance-Area requirements in advanced technologies resulted in a steady and rapid increase in manufacturing costs in the last years. Indeed, novel process integration schemes can require advanced tools and/or new materials, further aggravating cost. In addition, several dimensions are slowing down reaching a plateau due to physical limitations, which can impact the resulting die cost. Therefore, in this work we analyze advanced technology nodes from a cost perspective, considering different patterning and integration schemes at 3 nm and 2 nm node as this is becoming more and more important. Also, possible scenarios regarding the introduction of high-NA EUV lithography at the 2 nm node are explored, showing promising results from both a cost and a yield perspective.

[1]  G.E. Moore,et al.  Cramming More Components Onto Integrated Circuits , 1998, Proceedings of the IEEE.

[2]  Diederik Verkest,et al.  Maintaining Moore’s law: enabling cost-friendly dimensional scaling , 2015, Advanced Lithography.

[3]  J. Ryckaert,et al.  Extreme scaling enabled by 5 tracks cells: Holistic design-device co-optimization for FinFETs and lateral nanowires , 2016, 2016 IEEE International Electron Devices Meeting (IEDM).

[4]  J. Ryckaert,et al.  Stacked nanosheet fork architecture for SRAM design and device co-optimization toward 3nm , 2017, 2017 IEEE International Electron Devices Meeting (IEDM).

[5]  Christopher J. Wilson,et al.  High-Aspect-Ratio Ruthenium Lines for Buried Power Rail , 2018, 2018 IEEE International Interconnect Technology Conference (IITC).

[6]  Diederik Verkest,et al.  Standard-cell design architecture options below 5nm node: The ultimate scaling of FinFET and Nanosheet , 2019, Advanced Lithography.

[7]  Christopher J. Wilson,et al.  Semidamascene Interconnects for 2nm node and Beyond , 2020, 2020 IEEE International Interconnect Technology Conference (IITC).

[8]  Christopher J. Wilson,et al.  Buried Power Rail Integration With FinFETs for Ultimate CMOS Scaling , 2020, IEEE Transactions on Electron Devices.

[9]  Judon Stoeldraijer,et al.  High-NA EUV lithography exposure tool: key advantages and program progress , 2021 .

[10]  H. Mertens,et al.  Forksheet FETs for Advanced CMOS Scaling: Forksheet-Nanosheet Co-Integration and Dual Work Function Metal Gates at 17nm N-P Space , 2021, 2021 Symposium on VLSI Technology.