Design Methodology of a 32-bit Arithmetic Logic Unit with an Adaptive Leaf-cell Based Layout Technique

In general, an arithmetic logic unit (ALU) of a DSP core is composed of an adder, multiplier and shifter. In order to obtain a high-performance 32-bit ALU, in this paper, an adaptive leaf-cell based layout technique is proposed. Thus novel architectures of 64-bit adder, 32 × 32-bit multiplier, and 32-bit shifter are proposed. The architecture of the proposed 64-bit adder is based on the conditional select addition with regular adaptive multiplexers. Secondly, novel optimized data compressors with a compound logic are proposed in a 32 × 32-bit multiplier. Finally, a shift algorithm with a pre-mask decoder is proposed for the 32-bit barrel shifter. They have been fabricated with 0.25 μm 1-poly 5-metal CMOS process, and we have obtained desired experimental results.

[1]  G. A. Ruiz,et al.  Evaluation of three 32-bit CMOS adders in DCVS logic for self-timed circuits , 1998 .

[2]  Lionel Torres,et al.  Pre-layout performance prediction for automatic macro-cell synthesis , 1996, 1996 IEEE International Symposium on Circuits and Systems. Circuits and Systems Connecting the World. ISCAS 96.

[3]  Yasuhiko Sasaki,et al.  Top-down pass-transistor logic design , 1996, IEEE J. Solid State Circuits.

[4]  Arunita Jaekel,et al.  Design of dynamic pass-transistor logic circuits using 123 decision diagrams , 1998 .

[5]  Atsuki Inoue,et al.  A 4.1-ns Compact 54 54-b Multiplier Utilizing Sign-Select Booth Encoders , 1997 .

[6]  A. Inoue,et al.  A 4.1 ns compact 54/spl times/54 b multiplier utilizing sign select Booth encoders , 1997, 1997 IEEE International Solids-State Circuits Conference. Digest of Technical Papers.

[7]  Makoto Suzuki,et al.  A 4.4-ns CMOS 54/spl times/54-b multiplier using pass-transistor multiplexer , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[8]  Tadahiro Kuroda,et al.  LOW-POWER CIRCUIT DESIGN FOR MULTIMEDIA VLSI , 1995 .

[9]  J. A. Michell,et al.  Fully pipelined TSPC barrel shifter for high-speed applications , 1995 .

[10]  Jörg Henkel.  A low power hardware/software partitioning approach for core-based embedded systems , 1999, DAC '99.

[11]  Makoto Suzuki,et al.  A 4.4 ns CMOS 54/spl times/54-b multiplier using pass-transistor multiplexer , 1995 .

[12]  Minkyu Song,et al.  Design Methodology for High Speed and Low Power Digital Circuits with Energy Economized Pass-transistor Logic (EEPL) , 1996, ESSCIRC '96: Proceedings of the 22nd European Solid-State Circuits Conference.