A cost-effective parallel architecture for the CodeRAKE receiver

The receiver architecture in the third generation communication systems should be configurable according to the number of channels and codes per users. Additionally, the receiver architecture should support high bit rates. To achieve this goal, different RAKE architectures have been designed for this propose. In this paper, we propose a parallel multi-path architecture for the CodeRAKE receiver. It has improved bit rates with a suitable area consumption compared to the other architectures. The proposed approach allows parallel processing of chips from all the multiple propagation paths on a highly regular architecture.

[1]  Jari Nurmi,et al.  A flexible RAKE receiver architecture for WCDMA mobile terminals , 2001, 2001 IEEE Third Workshop on Signal Processing Advances in Wireless Communications (SPAWC'01). Workshop Proceedings (Cat. No.01EX471).

[2]  Antti Toskala,et al.  Wcdma for Umts , 2002 .

[3]  Dinesh Bhatia,et al.  Design and implementation of configurable W-CDMA rake receiver architectures on FPGA , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.

[4]  Theodore S. Rappaport,et al.  Wireless Communications -- Principles and Practice, Second Edition. (The Book End) , 2002 .

[5]  Fabrice Monteiro,et al.  CodeRAKE: a new small-area scalable architecture for the multi-user/multi-code RAKE receiver , 2006, 2006 13th IEEE International Conference on Electronics, Circuits and Systems.

[6]  Heinrich Meyr,et al.  Digital communication receivers - synchronization, channel estimation, and signal processing , 1997, Wiley series in telecommunications and signal processing.

[7]  J. Nurmi,et al.  Flexible implementation of a WCDMA Rake receiver , 2002, IEEE Workshop on Signal Processing Systems.

[8]  Theodore S. Rappaport,et al.  Wireless communications - principles and practice , 1996 .