A 0.9–2.25-GHz Sub-0.2-mW/GHz Compact Low-Voltage Low-Power Hybrid Digital PLL With Loop Bandwidth-Tracking Technique
暂无分享,去创建一个
Liyuan Liu | Nanjian Wu | Peng Feng | Jian Liu | Zhao Zhang | Jincheng Yang | Jian Liu | Zhao Zhang | Jincheng Yang | Liyuan Liu | P. Feng | N. Wu
[1] Byunghoo Jung,et al. A 0.5-V, 440-µW Frequency Synthesizer for Implantable Medical Devices , 2011, IEEE Journal of Solid-State Circuits.
[2] Jen-Chieh Liu,et al. A 0.6-V 800-MHz All-Digital Phase-Locked Loop With a Digital Supply Regulator , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.
[3] Zhihua Wang,et al. A low-cost, leakage-insensitive semi-digital PLL with linear phase detection and FIR-embedded digital frequency acquisition , 2010, 2010 IEEE Asian Solid-State Circuits Conference.
[4] Eric A. M. Klumperink,et al. Jitter Analysis and a Benchmarking Figure-of-Merit for Phase-Locked Loops , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] Shin-Il Lim,et al. Charge pump with perfect current matching characteristics in phase-locked loops , 2000 .
[6] William J. Kaiser,et al. A 900-MHz 2.5-mA CMOS frequency synthesizer with an automatic SC tuning loop , 2001 .
[7] Behzad Razavi,et al. Analysis of Phase Noise in Phase/Frequency Detectors , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.
[8] Zhao Zhang,et al. Compact 0.3-to-1.125 GHz self-biased phase-locked loop for system-on-chip clock generation in 0.18 µm CMOS , 2016 .
[9] Aydin Babakhani,et al. An Integral Path Self-Calibration Scheme for a Dual-Loop PLL , 2013, IEEE Journal of Solid-State Circuits.
[10] Zhao Zhang,et al. Source-switched charge pump with reverse leakage compensation technique for spur reduction of wideband PLL , 2016 .
[11] Uming Ko,et al. A 28 nm 0.6 V Low Power DSP for Mobile Applications , 2012, IEEE Journal of Solid-State Circuits.
[12] Liyuan Liu,et al. A 2.4–3.6-GHz Wideband Subharmonically Injection-Locked PLL With Adaptive Injection Timing Alignment Technique , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[13] Pavan Kumar Hanumolu,et al. 19.8 A 0.0021mm2 1.82mW 2.2GHz PLL using time-based integral control in 65nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[14] Kuo-Hsing Cheng,et al. A 0.5-V 0.4–2.24-GHz Inductorless Phase-Locked Loop in a System-on-Chip , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.
[15] Jihyun Kim,et al. A 1.2mW 0.02mm2 2GHz Current-Controlled PLL Based on a Self-Biased Voltage-to-Current Converter , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.
[16] Woo-Young Choi,et al. A 0.4-V, 90 $\sim$ 350-MHz PLL With an Active Loop-Filter Charge Pump , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.
[17] Amr Elshazly,et al. A 0.7-to-3.5 GHz 0.6-to-2.8 mW Highly Digital Phase-Locked Loop With Bandwidth Tracking , 2011, IEEE Journal of Solid-State Circuits.
[18] Nathan Ickes,et al. 24.1 A 0.6V 8mW 3D vision processor for a navigation device for the visually impaired , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[19] Dae Hyun Kwon,et al. A 0.4-V, 500-MHz, ultra-low-power phase-locked loop for near-threshold voltage operation , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.
[20] Taeik Kim,et al. A 0.55V 100MHz ADPLL with ΔΣ LDO and Relaxation DCO in 65nm CMOS , 2015, 2015 IEEE International Symposium on Radio-Frequency Integration Technology (RFIT).
[21] Ahmed Elkholy,et al. A 2.0–5.5 GHz Wide Bandwidth Ring-Based Digital Fractional-N PLL With Extended Range Multi-Modulus Divider , 2016, IEEE Journal of Solid-State Circuits.
[22] Giovanni Marzin,et al. 2.9 A Background calibration technique to control bandwidth in digital PLLs , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[23] Dae Hyun Kwon,et al. A Low-Voltage PLL With a Supply-Noise Compensated Feedforward Ring VCO , 2016, IEEE Transactions on Circuits and Systems II: Express Briefs.
[24] Sheng-Lyang Jang,et al. Low-power three-path inductor class-C VCO without any dynamic bias circuit , 2017 .
[25] Shen-Iuan Liu,et al. A 40-GHz Fast-Locked All-Digital Phase-Locked Loop Using a Modified Bang-Bang Algorithm , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.
[26] Jaeha Kim,et al. Self-biased, high-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL , 2003 .
[27] Woogeun Rhee,et al. A 1.75 mW 1.1 GHz Semi-Digital Fractional-N PLL With TDC-Less Hybrid Loop Control , 2012, IEEE Microwave and Wireless Components Letters.