Trap Layer Engineered Gate-All-Around Vertically Stacked Twin Si -Nanowire Nonvolatile Memory

Trap layer engineered gate-all-around (GAA) silicon nanowire SONOS memory showing excellent device performance is demonstrated for the first time. Nitride and silicon nanocrystal (Si-NC) has have been incorporated as the engineered charge trapping layer. Fast transient memory characteristic is shown owing to the nanowire channel structure. The device with embedded Si-NC achieves even faster higher memory speed and increased window, up to 3.2 V DeltaVth shift for 1 mus and 6.25 V memory window. The nanowire based non-volatile SONOS memory is promising for the future high speed and low power NAND-type flash memory application.

[1]  Sandip Tiwari,et al.  Volatile and non-volatile memories in silicon with nano-crystal storage , 1995, Proceedings of International Electron Devices Meeting.

[2]  Seung Beom Kim,et al.  Trap Layer Engineered FinFET NAND Flash with Enhanced Memory Window , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[3]  J. Bokor,et al.  FinFET SONOS flash memory for embedded applications , 2003, IEEE International Electron Devices Meeting 2003.

[4]  Y. Yeo,et al.  Enhancement of memory window in short channel non-volatile memory devices using double layer tungsten nanocrystals , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[5]  Donggun Park,et al.  Gate-all-around Twin Silicon nanowire SONOS Memory , 2007, 2007 IEEE Symposium on VLSI Technology.

[6]  Y. Yeo,et al.  Reduction of direct-tunneling gate leakage current in double-gate and ultra-thin body MOSFETs , 2001, International Electron Devices Meeting. Technical Digest (Cat. No.01CH37224).

[7]  S.C. Rustagi,et al.  Ultra-Narrow Silicon Nanowire Gate-All-Around CMOS Devices: Impact of Diameter, Channel-Orientation and Low Temperature on Device Performance , 2006, 2006 International Electron Devices Meeting.

[8]  B. Ryu,et al.  Gate-All-Around (GAA) Twin Silicon Nanowire MOSFET (TSNWFET) with 15 nm Length Gate and 4 nm Radius Nanowires , 2006, 2006 International Electron Devices Meeting.

[9]  Jae-Duk Lee,et al.  Effects of floating-gate interference on NAND flash memory cell operation , 2002, IEEE Electron Device Letters.