Teaching future verification engineers: the forgotten side of logic design
暂无分享,去创建一个
This paper describes a senior/graduate level course in hardware logic verification being offered by The Ohio State University in cooperation with IBM. The need for the course is established through the growing importance of logic verification to users of custom logic designs. We discuss the short-term and long-term goals for the course, and describe the course content and format. The course relies heavily on lab projects to illustrate the main concepts. Three projects and a final project review are described.
[1] Janick Bergeron,et al. Writing Testbenches: Functional Verification of HDL Models , 2000 .