A fitting approach to generate symbolic expressions for linear and nonlinear analog circuit performance characteristics

This paper presents a novel method to automatically generate symbolic expressions for both linear and nonlinear circuit characteristics using a template-based fitting of numerical, simulated data. The aim of the method is to generate convex, interpretable expressions. The posynomiality of the generated expressions enables the use of efficient geometric programming techniques when using these expressions for circuit sizing and optimization. Attention is paid to estimating the relative 'goodness-of-fit' of the generated expressions. Experimental results illustrate the capabilities of the approach.

[1]  Stephen P. Boyd,et al.  Optimal design of a CMOS op-amp via geometric programming , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Pradip Mandal,et al.  CMOS op-amp sizing using a geometric programming formulation , 2001, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Georges Gielen,et al.  ISAAC: a symbolic simulator for analog integrated circuits , 1989, IEEE J. Solid State Circuits.

[4]  Georges G. E. Gielen,et al.  An efficient DC root solving algorithm with guaranteed convergence for analog integrated CMOS circuits , 1998, ICCAD.

[5]  Stefano Manetti,et al.  SAPEC-a personal computer program for the symbolic analysis of electric circuits , 1988, 1988., IEEE International Symposium on Circuits and Systems.

[6]  G. Gielen,et al.  Symbolic Distortion Analysis of Analog Integrated Circuits , 2001 .

[7]  M. M. Hassoun,et al.  Symbolic analysis of large scale networks , 1988 .

[8]  Yinyu Ye,et al.  An infeasible interior-point algorithm for solving primal and dual geometric programs , 1997, Math. Program..

[9]  Rob A. Rutenbar,et al.  Synthesis tools for mixed-signal ICs: progress on frontend and backend strategies , 1996, DAC '96.

[10]  W. Sansen,et al.  Circuit complexity reduction for symbolic analysis of analog integrated circuits , 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361).

[11]  Lih-Yuan Deng,et al.  Orthogonal Arrays: Theory and Applications , 1999, Technometrics.

[12]  C.-J. Richard Shi,et al.  Symbolic analysis of large analog circuits with determinant decision diagrams , 1997, ICCAD 1997.

[13]  Rob A. Rutenbar,et al.  Flowgraph Analysis of Large Electronic Networks , 2002 .

[14]  M.G.R. Degrauwe,et al.  A symbolic analysis tool for analog circuit design automation , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[15]  G. Nebel,et al.  Symbolic Pole/Zero Calculation using SANTAFE , 1994, ESSCIRC '94: Twientieth European Solid-State Circuits Conference.

[16]  Peter R. Kinget,et al.  High-Frequency Distortion Analysis of Analog Integrated Circuits , 1999 .

[17]  Qicheng Yu,et al.  Approximate symbolic analysis of large analog integrated circuits , 1994, ICCAD '94.

[18]  P. Wambacq,et al.  Efficient symbolic computation of approximated small-signal characteristics , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[19]  A. Rodríguez-Vázquez,et al.  Interactive AC modeling and characterization of analog circuits via symbolic analysis , 1991 .

[20]  Carl Sechen,et al.  Accurate extraction of simplified symbolic pole/zero expressions for large analog IC's , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[21]  Georges G. E. Gielen,et al.  Simulation-based automatic generation of signomial and posynomial performance models for analog integrated circuit sizing , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[22]  M. Hassoun,et al.  Symbolic analysis of large-scale networks using a hierarchical signal flowgraph approach , 1993 .

[23]  Georges G. E. Gielen,et al.  Efficient DDD-based symbolic analysis of large linear analog circuits , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[24]  Clarence Zener,et al.  Geometric Programming : Theory and Application , 1967 .

[25]  O. Guerra,et al.  A simplification before and during generation methodology for symbolic large-circuit analysis , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[26]  A. Rodríguez-Vázquez,et al.  A Symbolic Pole/Zero Extraction Methodology Based on Analysis of Circuit Time-Constants , 2002 .

[27]  J. S. Hunter,et al.  Statistics for Experimenters: An Introduction to Design, Data Analysis, and Model Building. , 1979 .

[28]  J. Vlach,et al.  Symbolic circuit analysis , 1981 .

[29]  Francisco V. Fernández,et al.  Efficient symbolic computation of approximated small-signal characteristics of analog integrated circuits , 1995, IEEE J. Solid State Circuits.

[30]  A. R. Zinsmeister,et al.  Statistics for Experimenters: An Introduction to Design, Data Analysis, and Model Building, by G. E. P. Box, W. G. Hunter, and J. S. Hunter , 1981 .