Nyquist-Rate Current-Steering Digital-to-Analog Converters With Random Multiple Data-Weighted Averaging Technique and $Q^{N}$ Rotated Walk Switching Scheme

In this brief, Nyquist-rate current-steering digital-to-analog converters (DACs) applying the random multiple data-weighted averaging (RMDWA) technique and the QN rotated walk switching scheme are proposed such that high spurious-free dynamic range (SFDR) and small maximum output error can be achieved without calibrations, which are area and power consuming. RMDWA suppresses the harmonics caused by element mismatches to gain high SFDR performance. Furthermore, QN rotated walk can lower the maximum output error when RMDWA and Q N rotated walk are employed simultaneously. Because the benefits of both dynamic element matching technique and switching scheme are obtained by the proposed DAC structure, the proposed structure can deliver smaller maximum output errors than traditional randomization techniques even if a low-cost small-area DAC with poor matching property is adopted

[1]  R. Baird,et al.  Linearity enhancement of multibit /spl Delta//spl Sigma/ A/D and D/A converters using data weighted averaging , 1995 .

[2]  T.S. Fiez,et al.  A 14-bit current-mode /spl Sigma//spl Delta/ DAC based upon rotated data weighted averaging , 2000, IEEE Journal of Solid-State Circuits.

[3]  R. T. Baird,et al.  Linearity enhancement of multibit delta-sigma A/D and D/A converters using data weighted averaging , 1995 .

[4]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[5]  C. S. Petrie,et al.  A multibit sigma-delta ADC for multimode receivers , 2003, IEEE J. Solid State Circuits.

[6]  Ian Galton,et al.  A Low-Complexity Dynamic Element Matching DAC for Direct Digital Synthesis , 1998 .

[7]  Georges Gielen,et al.  A 14-bit intrinsic accuracy Q2 random walk CMOS DAC , 1999, IEEE J. Solid State Circuits.

[8]  Peter Stubberud,et al.  An analysis of dynamic element matching flash digital-to-analog converters , 2001 .

[9]  Yu-Hong Lin,et al.  High-speed DACs with random multiple data-weighted averaging algorithm , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[10]  I. Fujimori,et al.  A 90 dB SNR, 2.5 MHz output rate ADC using cascaded multibit /spl Delta//spl Sigma/ modulation at 8x oversampling ratio , 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056).

[11]  Tai-Haur Kuo,et al.  An improved technique for reducing baseband tones in sigma-delta modulators employing data weighted averaging algorithm without adding dither , 1999 .

[12]  Randall L. Geiger,et al.  Switching sequence optimization for gradient error compensation in thermometer-decoded DAC arrays , 2000 .

[13]  K. Vleugels,et al.  A 2.5 V broadband multi-bit /spl Sigma//spl Delta/ modulator with 95 dB dynamic range , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[14]  Tai-Haur Kuo,et al.  A wideband CMOS sigma-delta modulator with incremental data weighted averaging , 2002 .

[15]  Kenneth W. Martin,et al.  High-order multibit modulators and pseudo data-weighted-averaging in low-oversampling ΔΣ ADCs for broad-band applications , 2004, IEEE Trans. Circuits Syst. I Regul. Pap..

[16]  Zhongnong Jiang,et al.  A 16-bit, 5MHz multi-bit sigma-delta ADC using adaptively randomized DWA , 2003, Proceedings of the IEEE 2003 Custom Integrated Circuits Conference, 2003..