New power-of-2 RNS scaling scheme for cell-based IC design
暂无分享,去创建一个
[1] Fred J. Taylor,et al. Implementation of a Communications Channelizer using FPGAs and RNS Arithmetic , 2001, J. VLSI Signal Process..
[2] Wayne Wolf,et al. Modern VLSI Design , 1994 .
[3] Fred J. Taylor,et al. A Fast Modified CORDIC—Implementation of Radial Basis Neural Networks , 1998, J. VLSI Signal Process..
[4] Andreas Curiger. VLSI architectures for computations in finite rings and fields , 1993 .
[5] Graham A. Jullien,et al. Residue Number Scaling and Other Operations Using ROM Arrays , 1978, IEEE Transactions on Computers.
[6] Fred J. Taylor,et al. Efficient scaling in the residue number system , 1989, International Conference on Acoustics, Speech, and Signal Processing,.
[7] Vassilis Paliouras,et al. Multifunction architectures for RNS processors , 1999 .
[8] Israel Koren. Computer arithmetic algorithms , 1993 .
[9] Graham A. Jullien,et al. A VLSI implementation of residue adders , 1987 .
[10] Antonio García,et al. A Look-Up Scheme for Scaling in the RNS , 1999, IEEE Trans. Computers.
[11] Michael A. Soderstrand,et al. Residue number system arithmetic: modern applications in digital signal processing , 1986 .
[12] Richard I. Tanaka,et al. Residue arithmetic and its applications to computer technology , 1967 .
[13] James Gonnella. The application of core functions to residue number systems , 1991, IEEE Trans. Signal Process..