An evaluation of built-in vs. off-chip strategies for online transient current testing

We evaluate the possibilities of transient current testing practical implementation by comparing the transient supply current signature at the external circuit supply pins to its internal behavior. To do this we develop and analyze a hierarchical power-grid equivalent circuit to evaluate the supply current frequency components and their distribution over the power/ground grid hierarchy. This is a key step to determine the feasibility of on-chip vs. off-chip idd(t) strategies and their successive application to online testing.

[1]  Farid N. Najm,et al.  Energy-per-cycle estimation at RTL , 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477).

[2]  Sudhakar Bobba,et al.  IC power distribution challenges , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[3]  Rajendran Panda,et al.  Hierarchical analysis of power distribution networks , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[4]  B. Alorda,et al.  Charge based transient current testing (CBT) for submicron CMOS SRAMs , 2002, Proceedings. International Test Conference.

[5]  David Blaauw,et al.  Inductance 101: analysis and design issues , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[6]  Salvador Bracho,et al.  Built-in dynamic current sensor for hard-to-detect faults in mixed-signal ICs , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[7]  Frequency-domain supply current macro-model , 2001, ISLPED'01: Proceedings of the 2001 International Symposium on Low Power Electronics and Design (IEEE Cat. No.01TH8581).

[8]  Peter Janssen,et al.  Transient current testing of 0.25 /spl mu/m CMOS devices , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[9]  Rajendran Panda,et al.  Model and analysis for combined package and on-chip power grid simulation , 2000, ISLPED'00: Proceedings of the 2000 International Symposium on Low Power Electronics and Design (Cat. No.00TH8514).