Performance evaluation and receiver front-end design for on-chip millimeter-wave wireless interconnect

This paper illustrates the feasibility of designing a power-efficient millimeter-wave (mm-wave) transceiver for on-chip wireless communication networks. The performance of the on-chip wireless interconnect using mm-wave transceiver was evaluated through both theoretical analysis as well as system-level simulations in Simulink. To reduce the bit error rate degradation due to channel distortion, root-raised-cosine pulse shaping was performed. The simulation results were then used to define the design specifications of individual RF building blocks. Accordingly, a low-power receiver front-end, consisting of a three-stage wideband LNA, and a single-balanced down-conversion mixer, was also designed. The LNA was implemented using a feed-forward structure to extend the bandwidth at no cost in power consumption. The supply voltage of the mixer was reduced to 0.6 V by eliminating the transistor stack. Simulation results showed that the receiver has a 3-dB bandwidth of 19.2 GHz, a peak gain of 26.5 dB, a noise figure lower than 7.8 dB, and an input P1dB of −28 dBm, while consuming only 11.6 mW.

[1]  Jung Ho Ahn,et al.  Corona: System Implications of Emerging Nanophotonic Technology , 2008, 2008 International Symposium on Computer Architecture.

[2]  Jason Cong,et al.  CMP network-on-chip overlaid with multi-band RF-interconnect , 2008, 2008 IEEE 14th International Symposium on High Performance Computer Architecture.

[3]  Sanu Mathew,et al.  A 4.1Tb/s bisection-bandwidth 560Gb/s/W streaming circuit-switched 8×8 mesh network-on-chip in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[4]  Timothy Mattson,et al.  A 48-Core IA-32 message-passing processor with DVFS in 45nm CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[5]  Ali Hajimiri,et al.  A Millimeter-Wave Intra-Connect Solution , 2010, IEEE Journal of Solid-State Circuits.

[6]  Zuo-Min Tsai,et al.  A 71–76 GHz chip set for wireless communication in 65-nm CMOS technology , 2009, 2009 IEEE MTT-S International Microwave Symposium Digest.

[7]  Dowon Kim,et al.  A 6-Gb/s Wireless Inter-Chip Data Link Using 43-GHz Transceivers and Bond-Wire Antennas , 2009, IEEE Journal of Solid-State Circuits.

[8]  Jason Cong,et al.  A scalable micro wireless interconnect structure for CMPs , 2009, MobiCom '09.

[9]  Chih-Ming Hung,et al.  Intra-chip wireless interconnect for clock distribution implemented with integrated antennas, receivers, and transmitters , 2002, IEEE J. Solid State Circuits.

[10]  S. Borkar,et al.  An 80-Tile Sub-100-W TeraFLOPS Processor in 65-nm CMOS , 2008, IEEE Journal of Solid-State Circuits.

[11]  Radu Marculescu,et al.  On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches , 2007, TODE.

[12]  Thomas H. Lee,et al.  The Design of CMOS Radio-Frequency Integrated Circuits: RF CIRCUITS THROUGH THE AGES , 2003 .

[13]  A. Sugavanam,et al.  On-chip antennas in silicon ICs and their application , 2005, IEEE Transactions on Electron Devices.

[14]  Jian Xu,et al.  Demystifying 3D ICs: the pros and cons of going vertical , 2005, IEEE Design & Test of Computers.

[15]  Jri Lee,et al.  A low-power fully integrated 60GHz transceiver system with OOK modulation and on-board antenna assembly , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.

[16]  Jri Lee,et al.  A Low-Power Low-Cost Fully-Integrated 60-GHz Transceiver System With OOK Modulation and On-Board Antenna Assembly , 2009, IEEE Journal of Solid-State Circuits.

[17]  Kiyoung Choi,et al.  Instruction set synthesis with efficient instruction encoding for configurable processors , 2007, TODE.

[18]  D.J. Allstot,et al.  Bandwidth Extension Techniques for CMOS Amplifiers , 2006, IEEE Journal of Solid-State Circuits.

[19]  P. Schvan,et al.  Algorithmic Design of CMOS LNAs and PAs for 60-GHz Radio , 2007, IEEE Journal of Solid-State Circuits.

[20]  Ali Hajimiri,et al.  A millimeter-wave intra-connect solution , 2010, ISSCC 2010.

[21]  A. Natarajan,et al.  A 60GHz variable-gain LNA in 65nm CMOS , 2008, 2008 IEEE Asian Solid-State Circuits Conference.

[22]  Reza Mahmoudi,et al.  Fully balanced 60 GHz LNA with 37 % bandwidth, 3.8 dB NF, 10 dB gain and constant group delay over 6 GHz bandwidth , 2010, 2010 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems (SiRF).