NVRH-LUT: A nonvolatile radiation-hardened hybrid MTJ/CMOS-basedlook-up table for ultralow power and highly reliable FPGA designs

Complementary metal oxide semiconductor (CMOS) downscaling leads to various challenges, such as high leakage current and increase in radiation sensitivity. To solve such challenges, hybrid MTJ/CMOS technology-based design has been considered as a very promising approach thanks to the high speed, low power, good scalability, and full compatibility of magnetic tunnel junction (MTJ) devices with CMOS technology. One important application of MTJs is the efficient utilization in building nonvolatile look-up tables (NV-LUTs) used in reconfigurable logic. However, NV-LUTs face severe reliability issues in nanotechnology due to the increasing process variations, reduced supply voltage, and high energetic particle strike at sensitive nodes of CMOS circuits. This paper proposes a nonvolatile radiation-hardened look-up table (NVRH-LUT) for advanced reconfigurable logic. Compared with previous works, the proposed NVRH-LUT is fully robust against single-event upsets and also single-event double-node upsets that are among the main reliability-challenging issues for NV-LUTs. Results have shown that NVRH-LUT not only provides increasing reliability and reduced bit error rate but also offers low delay and low energy consumption.

[1]  Houman Homayoun,et al.  Reliability analysis of spin transfer torque based look up tables under process variations and NBTI aging , 2016, Microelectron. Reliab..

[2]  Mehdi Baradaran Tahoori,et al.  Evaluation of Hybrid Memory Technologies Using SOT-MRAM for On-Chip Cache Hierarchy , 2015, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  E. Belhaire,et al.  A non-volatile flip-flop in magnetic FPGA chip , 2006, International Conference on Design and Test of Integrated Systems in Nanoscale Technology, 2006. DTIS 2006..

[4]  Stuart A. Wolf,et al.  Spintronics : A Spin-Based Electronics Vision for the Future , 2009 .

[5]  E. Cartier,et al.  Bias temperature instability in High-κ/metal gate transistors - Gate stack scaling trends , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[6]  F. Ren,et al.  Review—Ionizing Radiation Damage Effects on GaN Devices , 2016 .

[7]  Mehdi Baradaran Tahoori,et al.  Architectural aspects in design and analysis of SOT-based memories , 2014, 2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC).

[8]  Weisheng Zhao,et al.  Compact Modeling of Perpendicular-Anisotropy CoFeB/MgO Magnetic Tunnel Junctions , 2012, IEEE Transactions on Electron Devices.

[9]  Moonju Cho,et al.  Positive and negative bias temperature instability on sub-nanometer eot high-K MOSFETs , 2010, 2010 IEEE International Reliability Physics Symposium.

[10]  W. Arden.  The International Technology Roadmap for Semiconductors—Perspectives and challenges for the next 15 years , 2002 .

[11]  Ronald F. DeMara,et al.  Heterogeneous energy-sparing reconfigurable logic: spin-based storage and CNFET-based multiplexing , 2017, IET Circuits Devices Syst..

[12]  Ronald F. DeMara,et al.  Radiation-hardened MRAM-based LUT for non-volatile FPGA soft error mitigation with multi-node upset tolerance , 2017 .

[13]  Claude Chappert,et al.  Hardening Techniques for MRAM-Based Nonvolatile Latches and Logic , 2012, IEEE Transactions on Nuclear Science.

[14]  H. Ohno,et al.  Six-input lookup table circuit with 62% fewer transistors using nonvolatile logic-in-memory architecture with series/parallel-connected magnetic tunnel junctions , 2012 .

[15]  Hamid Mahmoodi,et al.  Static Design of Spin Transfer Torques Magnetic Look Up Tables for ASIC Designs , 2018, ACM Great Lakes Symposium on VLSI.

[16]  D. Bromberg.  Current-Driven Magnetic Devices for Non-Volatile Logic and Memory , 2014 .

[17]  Vahid Jamshidi,et al.  Design of ultra low power current mode logic gates using magnetic cells , 2018 .

[18]  M. Hosomi,et al.  A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ram , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[19]  Mahdi Fazeli,et al.  Low cost soft error hardened latch designs for nano-scale CMOS technology in presence of process variation , 2013, Microelectron. Reliab..

[20]  Farbod Ebrahimi,et al.  SPICE Macromodel of Spin-Torque-Transfer-Operated Magnetic Tunnel Junctions , 2010, IEEE Transactions on Electron Devices.

[21]  Zhaohao Wang,et al.  Spintronics , 2015, ACM J. Emerg. Technol. Comput. Syst..

[22]  Janak H. Patel,et al.  A logic-level model for /spl alpha/-particle hits in CMOS circuits , 1993, Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93.

[23]  Hiroshi Kano,et al.  Thermal activation effect on spin transfer switching in magnetic tunnel junctions , 2005 .

[24]  Kaushik Roy,et al.  Failure Mitigation Techniques for 1T-1MTJ Spin-Transfer Torque MRAM Bit-cells , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[25]  Bahar Asgari,et al.  Single event multiple upset-tolerant SRAM cell designs for nano-scale CMOS technology , 2017 .

[26]  Lionel Torres,et al.  New nonvolatile FPGA concept using magnetic tunneling junction , 2006, IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures (ISVLSI'06).

[27]  Russell Tessier,et al.  FPGA Architecture: Survey and Challenges , 2008, Found. Trends Electron. Des. Autom..

[28]  Yiran Chen,et al.  The Prospect of STT-RAM Scaling From Readability Perspective , 2012, IEEE Transactions on Magnetics.

[29]  Ramin Rajaei,et al.  Radiation-Hardened Design of Nonvolatile MRAM-Based FPGA , 2016, IEEE Transactions on Magnetics.

[30]  Weisheng Zhao,et al.  Low Power Magnetic Full-Adder Based on Spin Transfer Torque MRAM , 2013, IEEE Transactions on Magnetics.

[31]  Ronald F. DeMara,et al.  Energy-Efficient Nonvolatile Reconfigurable Logic Using Spin Hall Effect-Based Lookup Tables , 2017, IEEE Transactions on Nanotechnology.

[32]  Yu Cao,et al.  Logarithmic modeling of BTI under dynamic circuit operation: Static, dynamic and long-term prediction , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).

[33]  Zhaohao Wang,et al.  Robust magnetic full-adder with voltage sensing 2T/2MTJ cell , 2015, Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH´15).

[34]  Ramin Rajaei.  Single event double node upset tolerance in MOS/spintronic sequential and combinational logic circuits , 2017, Microelectron. Reliab..

[35]  Ahmad Patooghy,et al.  mGate: A Universal Magnetologic Gate for Design of Energy Efficient Digital Circuits , 2017, IEEE Transactions on Magnetics.

[36]  Takahiro Hanyu,et al.  Nonvolatile field-programmable gate array using 2-transistor–1-MTJ-cell-based multi-context array for power and area efficient dynamically reconfigurable logic , 2015 .

[37]  Mehdi Baradaran Tahoori,et al.  Read disturb fault detection in STT-MRAM , 2014, 2014 International Test Conference.

[38]  H. Ohno,et al.  Tunnel magnetoresistance of 604% at 300K by suppression of Ta diffusion in CoFeB∕MgO∕CoFeB pseudo-spin-valves annealed at high temperature , 2008 .