Analog/RF and Mixed-Signal Circuit Systematic Design

Despite the fact that in the digital domain, designers can take full benefits of IPs and design automation tools to synthesize and design very complex systems, the analog designers task is still considered as a handcraft, cumbersome and very time consuming process. Thus, tremendous efforts are being deployed to develop new design methodologies in the analog/RF and mixed-signal domains. This book collects 16 state-of-the-art contributions devoted to the topic of systematic design of analog, RF and mixed signal circuits. Divided in the two parts Methodologies and Techniques recent theories, synthesis techniques and design methodologies, as well as new sizing approaches in the field of robust analog and mixed signal design automation are presented for researchers and R/D engineers.

[1]  David Blaauw,et al.  Derivation of signal flow for switch-level simulation , 1990, Proceedings of the European Design Automation Conference, 1990., EDAC..

[2]  Paul D. Franzon,et al.  FreePDK: An Open-Source Variation-Aware Design Kit , 2007, 2007 IEEE International Conference on Microelectronic Systems Education (MSE'07).

[3]  M. Dagenais.  Efficient algorithmic decomposition of transistor groups into series, bridge, and parallel combinations , 1991 .

[4]  Hyunchul Shin,et al.  Hierarchical LVS based on hierarchy rebuilding , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[5]  Kurt Antreich,et al.  The sizing rules method for analog integrated circuit design , 2001, IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001. IEEE/ACM Digest of Technical Papers (Cat. No.01CH37281).

[6]  Sofia Cassel,et al.  Graph-Based Algorithms for Boolean Function Manipulation , 2012 .

[7]  Nian Zhang,et al.  Speeding up VLSI Layout Verification Using Fuzzy Attributed Graphs Approach , 2006, IEEE Transactions on Fuzzy Systems.

[8]  W. Rhee,et al.  Design of high-performance CMOS charge pumps in phase-locked loops , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[9]  Ulf Schlichtmann,et al.  The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  Frank Harary,et al.  The subcircuit extraction problem , 2003 .

[11]  Nikolay Rubanov,et al.  A High-Performance Subcircuit Recognition Method Based on the Nonlinear Graph Optimization , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[12]  Ulf Schlichtmann,et al.  Fast and waveform independent characterization of current source models , 2009, 2009 IEEE Behavioral Modeling and Simulation Workshop.

[13]  David Harris,et al.  CMOS VLSI Design: A Circuits and Systems Perspective , 2004 .

[14]  Kun Lu,et al.  Comprehensive Generation of Hierarchical Placement Rules for Analog Integrated Circuits , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[15]  Erich Barke,et al.  A Technology Independent Block Extraction Algorithm , 1984, 21st Design Automation Conference Proceedings.

[16]  Bogdan G. Arsintescu,et al.  A method for analog circuits visualization , 1996, Proceedings International Conference on Computer Design. VLSI in Computers and Processors.

[17]  A. Greiner,et al.  YAGLE, a second generation functional abstractor for CMOS VLSI circuits , 1998, Proceedings of the Tenth International Conference on Microelectronics (Cat. No.98EX186).

[18]  Helmut E. Graeb,et al.  MARS: Matching-Driven Analog Sizing , 2012, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Randal E. Bryant.  Extraction of gate level models from transistor circuits by four-valued symbolic analysis , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[20]  Lei Yang,et al.  FROSTY: A Fast Hierarchy Extractor for Industrial CMOS Circuits , 2003, ICCAD 2003.

[21]  Ulf Schlichtmann,et al.  Aging analysis at gate and macro cell level , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).