Progress in thermal characterisation methods and thermal interface technology within the “Nanopack” project

As the demand for new thermal technologies and materials has been increasing over the years to provide thermal solutions to the next generation of power electronics, microprocessors and high-power optical systems also thermal characterisation methods have to keep up with the pace of this development with respect to resolution and accuracy. Within the EU-funded project “Nanopack” we have developed both bulk and interface technologies to reduce thermal resistance using Ag-based materials and low-T and low-p processes to render them eligible for the electronics industry. New processes to generate nano-enhanced surface structures as well as thermo-compression bonding are examined within this paper. Along with these processes especially designed test stands are described which are able to extract the effects achieved by the technological advances.

[1]  M. Rencz,et al.  Testing Interface Thermal Resistance , 2007, 2007 9th Electronics Packaging Technology Conference.

[2]  B. Michel,et al.  Deformation and fatigue behaviour of AuSn interconnects , 2006, 2006 8th Electronics Packaging Technology Conference.

[3]  Bernhard Wunderle,et al.  Lifetime modelling for microsystems integration: from nano to systems , 2009 .

[4]  H. Reichl,et al.  Characterization of thermal interface materials to support thermal simulation , 2006 .

[5]  H. Reichl,et al.  Thermo-mechanical reliability during technology development of power chip-on-board assemblies with encapsulation , 2009 .

[6]  B. Michel,et al.  Characterisation and modelling of the nanoindentation experiment in Au layers , 2009, EuroSimE 2009 - 10th International Conference on Thermal, Mechanical and Multi-Physics Simulation and Experiments in Microelectronics and Microsystems.

[7]  Yong Liu,et al.  Trends of Power Electronic Packaging and Modeling , 2008, 2008 10th Electronics Packaging Technology Conference.

[8]  B. Michel,et al.  Hierarchical Nested Surface Channels for Reduced Particle Stacking and Low-Resistance Thermal Interfaces , 2007, Twenty-Third Annual IEEE Semiconductor Thermal Measurement and Management Symposium.

[9]  Suresh V. Garimella,et al.  Thermal challenges in next generation electronic systems - summary of panel presentations and discussions , 2002 .

[10]  R. Schacht,et al.  In-situ measurement of various thin bond-line-thickness thermal interface materials with correlation to structural features , 2008, 2008 14th International Workshop on Thermal Inveatigation of ICs and Systems.

[11]  R. Kempers,et al.  Development of a high-accuracy thermal interface material tester , 2008, 2008 11th Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems.