Performance evaluation of 50 nm In/sub 0.7/Ga/sub 0.3/As HEMTs for beyond-CMOS logic applications
暂无分享,去创建一个
Kwang-Seok Seo | J.A. del Alamo | Jae-Hak Lee | Dae-Hyun Kim | Daehyun Kim | J. D. del Alamo | K. Seo | Jaehak Lee
[1] P.M. Smith,et al. W-band low-noise InAlAs/InGaAs lattice-matched HEMTs , 1990, IEEE Electron Device Letters.
[2] R. Chau,et al. Benchmarking nanotechnology for high-performance and low-power logic transistor applications , 2004, IEEE Transactions on Nanotechnology.
[3] M. Bohr,et al. A logic nanotechnology featuring strained-silicon , 2004, IEEE Electron Device Letters.
[4] Y. Yamashita,et al. Pseudomorphic In/sub 0.52/Al/sub 0.48/As/In/sub 0.7/Ga/sub 0.3/As HEMTs with an ultrahigh f/sub T/ of 562 GHz , 2002, IEEE Electron Device Letters.
[5] Suman Datta,et al. Silicon nano-transistors for logic applications , 2003 .