Novel Power-Delay-Area-Efficient Approach to Generic Modular Addition

Modular adders are fundamental arithmetic components typically employed in residue number system (RNS)-based digital signal processing (DSP) systems. They are widely used in modular multipliers and residue-to-binary converters and in implementing other residue arithmetic operations such as scaling. In this paper, a methodology for designing power-delay-area-efficient modular adders based on carry propagate addition is presented. The binary representational characteristics of the modulus are exploited to allow the sharing of hardware in a fast modular adder topology. VLSI implementation results using 0.13- standard-cell technology, together with a theoretical analysis, show that this approach produces adders that offer efficient tradeoffs when compared with the fastest through to the smallest generic modular adders in the literature.

[1]  Richard I. Tanaka,et al.  Residue arithmetic and its applications to computer technology , 1967 .

[2]  Harold S. Stone,et al.  A Parallel Algorithm for the Efficient Solution of a General Class of Recurrence Equations , 1973, IEEE Transactions on Computers.

[3]  F. Taylor.  A single modulus complex ALU for signal processing , 1985, IEEE Trans. Acoust. Speech Signal Process..

[4]  Michael A. Soderstrand,et al.  Residue number system arithmetic: modern applications in digital signal processing , 1986 .

[5]  Graham A. Jullien,et al.  A VLSI implementation of residue adders , 1987 .

[6]  M. Dugdale.  VLSI implementation of residue adders based on binary adders , 1992 .

[7]  Mary Jane Irwin,et al.  ELM-A Fast Addition Algorithm Discovered by a Program , 1992, IEEE Trans. Computers.

[8]  Shuzo Yajima,et al.  Modular Multiplication Hardware Algorithms with a Redundant Representation and Their Application to RSA Cryptosystem , 1992, IEEE Trans. Computers.

[9]  Ping Yang,et al.  A Monte Carlo approach for power estimation , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[10]  Akhilesh Tyagi,et al.  A Reduced-Area Scheme for Carry-Select Adders , 1993, IEEE Trans. Computers.

[11]  Sanjeev Saxena,et al.  On Parallel Prefix Computation , 1994, Parallel Process. Lett..

[12]  Stanislaw J. Piestrak,et al.  Design of high-speed residue-to-binary number system converter based on Chinese Remainder Theorem , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[13]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[14]  Massoud Pedram,et al.  Power minimization in IC design: principles and applications , 1996, TODE.

[15]  Mary Jane Irwin,et al.  Area-time-power tradeoffs in parallel adders , 1996 .

[16]  W. Freking,et al.  Low-power FIR digital filters using residue arithmetic , 1997, Conference Record of the Thirty-First Asilomar Conference on Signals, Systems and Computers (Cat. No.97CB36136).

[17]  Jr. W.A. Chren,et al.  One-hot residue coding for low delay-power product CMOS design , 1998 .

[18]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .

[19]  Simon Knowles,et al.  A family of adders , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[20]  M. Mehendale,et al.  Improving performance of high precision signal processing algorithms on programmable DSPs , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[21]  Reto Zimmermann,et al.  Efficient VLSI implementation of modulo (2/sup n//spl plusmn/1) addition and multiplication , 1999, Proceedings 14th IEEE Symposium on Computer Arithmetic (Cat. No.99CB36336).

[22]  G. Cardarilli,et al.  Reducing power dissipation in complex digital filters by using the quadratic residue number system , 2000, Conference Record of the Thirty-Fourth Asilomar Conference on Signals, Systems and Computers (Cat. No.00CH37154).

[23]  Mahesh Mehendale,et al.  Low power realization of residue number system based FIR filters , 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design.

[24]  Vassilis Paliouras,et al.  Considering the alternatives in low-power design , 2001 .

[25]  Ahmad A. Hiasat,et al.  High-Speed and Reduced-Area Modular Adder Structures for RNS , 2002, IEEE Trans. Computers.

[26]  Giorgos Dimitrakopoulos,et al.  A family of parallel-prefix modulo 2/sup n/-1 adders , 2003, Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003.

[27]  Ricardo Chaves,et al.  RDSP: a RISC DSP based on residue number system , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[28]  M. Omair Ahmad,et al.  RNS application for digital image processing , 2004, 4th IEEE International Workshop on System-on-Chip for Real-Time Applications.

[29]  Wei Wang,et al.  RNS application for digital image processing , 2004 .

[30]  Gian Carlo Cardarilli,et al.  Low-power implementation of polyphase filters in Quadratic Residue Number system , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[31]  Ming-Hwa Sheu,et al.  An efficient VLSI design for a residue to binary converter for general balance moduli (2n-3, 2n+1, 2n-1, 2n+3) , 2004, IEEE Trans. Circuits Syst. II Express Briefs.

[32]  Said Boussakta,et al.  Power-delay-area efficient modulo 2n + 1 adder architecture for RNS , 2005 .

[33]  Ahmad A. Hiasat,et al.  VLSI implementation of new arithmetic residue to binary decoders , 2005, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[34]  Chi-Ying Tsui,et al.  IEEE Transactions on Circuits and Systems—I:Regular Papers information for authors , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.