论文信息 - Whole-chip ESD protection scheme for CMOS mixed-mode IC's in deep-submicron CMOS technology

Whole-chip ESD protection scheme for CMOS mixed-mode IC's in deep-submicron CMOS technology

A whole-chip ESD protection scheme with the ESD-connection diodes and a substrate-triggering field-oxide device (STFOD) are proposed to protect mixed-mode CMOS IC's against ESD damage. The STFOD is triggered on by the substrate-triggering technique to make an area-efficient VDD-to-VSS ESD clamp circuit. The ESD-connection diodes provide the current discharging paths among the multiple separated power lines to avoid the ESD damage located at the digital-analog interface. This whole-chip ESD protection scheme has been practically verified in an L-bits DAC chip in a 0.6-/spl mu/m CMOS process with a pin-to-pin ESD robustness of above 4 KV.

Chung-Yu Wu | Ming-Dou Ker | Hun-Hsien Chang | Tain-Shun Wu

[1] R. N. Rountree,et al. Internal chip ESD phenomena beyond the protection circuit , 1988 .

[2] Wolfgang Nikutta,et al. Influence of the series resistance of on-chip power supply buses on internal device failure after ESD stress (MOS devices) , 1993 .

[3] A. J. Walker,et al. A hot-carrier triggered SCR for smart power bus ESD protection , 1995, Proceedings of International Electron Devices Meeting.

[4] Ming-Dou Ker,et al. ESD protection to overcome internal gate oxide damage on digital-analog interface of mixed-mode CMOS IC's , 1996, Proceedings of the 7th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis.