An Area-Effective Cell-Based Channel Decoder LSI For a Digital Satellite TV Broadcasting

A new channel decoder LSI, which will be used in digital satellite TV broadcasting Set-Top Boxes, has been designed. This LSI's functions include AD/DA conversion, QPSK demodulating, Viterbi decoding, frame synchronization, convolutional deinterleaving, Reed-Solomon (RS) decoding, and descrambling. We use a new method for Viterbi Decoding called the Tracking Survivor State Information (TSSI) method, which not only reduces power consumption, but also solves the problem of increasing memory size. To reduce the size of RS decoder circuit, we used a three-stage-pipeline structure as well as designed a new architecture to realize Euclid's algorithm. This device has been fabricated in a 0.35 µm 3-metal CMOS standard cell-based process and is composed of 670 K transistors. In this paper, we describe the TSSI method of the Viterbi Decoder and the Reed-Solomon Decoder's new 3-stage pipeline architecture.

[1]  Jr. G. Forney,et al.  The viterbi algorithm , 1973 .

[2]  Young-Uk Oh,et al.  Memory management in high-speed Viterbi decoders , 1995, VLSI Signal Processing, VIII.

[3]  Trieu-Kien Truong,et al.  A VLSI Design of a Pipeline Reed-Solomon Decoder , 1985, IEEE Transactions on Computers.

[4]  Teresa H. Meng,et al.  A 140-Mb/s, 32-state, radix-4 Viterbi decoder , 1992 .

[5]  Moon Ho Lee,et al.  A high speed Reed-Solomon decoder , 1995 .

[6]  D.A. Luthi,et al.  A single-chip concatenated FEC decoder , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[7]  G. Edwards.  A 45-Mbits/sec. VLSI Viterbi decoder for digital video applications , 1993, Conference Proceedings National Telesystems Conference 1993.