Digital implementation of high speed pulse shaping filters and address based serial peripheral interface design

ACKNOWLEDGEMENTS I would like to thank Dr. Joy Laskar and Dr. Stephane Pinel for their support and inspiring leadership throughout the course of this project. I would like to acknowledge Dr Bevin George Perumana for his invaluable guidance and original ideas which have greatly helped in successfully completing this work. I particularly thank him for the excellent mentor he has been and for his precious friendship. I would like to thank Dr John Cressler and Dr David Anderson for taking time and serving on my thesis reading committee. I take this opportunity to thank all the members of the Microwave Applications Group who have been directly or indirectly involved in this work.

[1]  Ken Gentile,et al.  The care and feeding of digital, pulse-shaping filters , 2002 .

[2]  Sungho Kang,et al.  New distributed arithmetic algorithm for low-power FIR filter implementation , 2004, IEEE Signal Process. Lett..

[3]  John G. Proakis,et al.  Digital Communications , 1983 .

[4]  J.E. Mazo,et al.  Digital communications , 1985, Proceedings of the IEEE.

[5]  M. Othman,et al.  FPGA Implementation of an Optimized Coefficients Pulse Shaping FIR Filters , 2006, 2006 IEEE International Conference on Semiconductor Electronics.