Tantalum-gate thin-film SOI nMOS and pMOS for low-power applications

The threshold voltages of thin-film fully-depleted silicon-on-insulator (FDSOI) nMOS and pMOS have been controlled by employing tantalum (Ta) as the gate materials. Ta-gate FDSOI MOSFET's have excellent threshold voltage control for 1.0 V application on low impurity concentration SOI layers in both nMOS and pMOS. The low-temperature processing after the gate oxidation step leads to good on/off characteristics in Ta-gate SOI MOSFET's because of no reaction between Ta gate electrode and SiO/sub 2/ gate insulator. This technology makes it possible to drastically decrease the number of the process steps for CMOS fabrication, because the same gate material is available for both nMOS and pMOS.

[1]  S. Veeraraghavan,et al.  Short-channel effects in SOI MOSFETs , 1989 .

[2]  J. Colinge.  Reduction of floating substrate effect in thin-film SOI MOSFETs , 1986 .

[3]  Jeong-Mo Hwang,et al.  Novel polysilicon/TiN stacked-gate structure for fully-depleted SOI/CMOS , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[4]  Tadahiro Ohmi,et al.  A novel self-aligned surface-silicide passivation technology for reliability enhancement in copper interconnects , 1995, 1995 Symposium on VLSI Technology. Digest of Technical Papers.

[5]  Y. Akasaka,et al.  Self-aligned silicide technology for ultra-thin SIMOX MOSFETs , 1992 .

[6]  K. Tokunaga,et al.  Increased drain saturation current in ultra-thin silicon-on-insulator (SOI) MOS transistors , 1988, IEEE Electron Device Letters.

[7]  J. Colinge.  Silicon-on-Insulator Technology: Materials to VLSI , 1991 .

[8]  J. Colinge.  Silicon-on-Insulator Technology , 1991 .

[9]  Tadashi Shibata,et al.  Eliminating Metal‐Sputter Contamination in Ion Implanter for Low‐Temperature‐Annealed, Low‐Reverse‐Bias‐Current Junctions , 1995 .

[10]  S. M. Sze,et al.  Physics of semiconductor devices , 1969 .

[11]  T. Ohmi,et al.  Threshold voltage adjustment in SOI MOSFETs by employing tantalum for gate material , 1995, Proceedings of International Electron Devices Meeting.

[12]  J. Warnock,et al.  A Room Temperature 0.1 /spl mu/m CMOS on SOI , 1993, Symposium 1993 on VLSI Technology.

[13]  Tadahiro Ohmi,et al.  Ultra-low contact resistance metallization by a silicidation technology employing a silicon capping layer for protection against contamination , 1994, Proceedings of 1994 VLSI Technology Symposium.

[14]  T. Ohmi,et al.  Enhancement of resolution and linearity control of contact-hole resist patterns with surface-active developer , 1994 .

[15]  M. Tomizawa,et al.  Design considerations for thin-film SOI/CMOS device structures , 1989 .

[16]  Tadahiro Ohmi,et al.  Tantalum-gate SOI MOSFET's featuring excellent threshold voltage control in low-power applications , 1995, 1995 IEEE International SOI Conference Proceedings.