A common flexible architecture for Turbo/LDPC codes
暂无分享,去创建一个
Chen Chen | Changsheng Zhou | Xiaoyang Zeng | Yun Chen | Yuebin Huang | Yun Chen | Yuebin Huang | Xiaoyang Zeng | Cheng Chen | Changsheng Zhou
[1] Luca Fanucci,et al. A multi-standard flexible turbo/LDPC decoder via ASIC design , 2010, 2010 6th International Symposium on Turbo Codes & Iterative Information Processing.
[2] Andrew Thangaraj,et al. Common architecture for decoding turbo and LDPC codes , 2010, 2010 National Conference On Communications (NCC).
[3] N. Wehn,et al. FlexiChaP: A reconfigurable ASIP for convolutional, turbo, and LDPC code decoding , 2008, 2008 5th International Symposium on Turbo Codes and Related Topics.
[4] Yi-Gyeong Kim,et al. A ΔΣ ADC using 4-bit SAR type quantizer for audio applications , 2011, 2011 International SoC Design Conference.
[5] S. Kunze,et al. A ”multi-user” approach towards a channel decoder for convolutional, turbo and LDPC codes , 2010, 2010 IEEE Workshop On Signal Processing Systems.
[6] Rui Paulo Martins,et al. Hybrid loopfilter sigma-delta modulator with NTF zero compensation , 2011, 2011 International SoC Design Conference.
[7] Liesbet Van der Perre,et al. A unified instruction set programmable architecture for multi-standard advanced forward error correction , 2008, 2008 IEEE Workshop on Signal Processing Systems.
[8] Robert G. Gallager,et al. Low-density parity-check codes , 1962, IRE Trans. Inf. Theory.
[9] John Cocke,et al. Optimal decoding of linear codes for minimizing symbol error rate (Corresp.) , 1974, IEEE Trans. Inf. Theory.
[10] A. Glavieux,et al. Near Shannon limit error-correcting coding and decoding: Turbo-codes. 1 , 1993, Proceedings of ICC '93 - IEEE International Conference on Communications.
[11] V. Derudder,et al. A 10.37 mm2 675 mW reconfigurable LDPC and Turbo encoder and decoder for 802.11n, 802.16e and 3GPP-LTE , 2010, 2010 Symposium on VLSI Circuits.