RAPIDbus architecture and realization
暂无分享,去创建一个
Abstract : RAPIDbus: Architecture and Realization describes a synchronous multiprocessor designed to support sensory processing, image understanding, and control applications. Up to eight board level masters interact with up to eight slaves along a time-multiplexed implementation of a crossbar switch. Two implementations are considered, one based on an Advanced Shottky logic with a bus bandwidth of 16 Mhz and a Versabus host interface. The second implementation, based on an ECL/TTL gate array, permits an estimated 64 Mhz of bus bandwidth and a Versus/Multibus host interface. Segmented memory management a multicast capability between one master and multiple destinations, and a standardized host interface aid in making RAPIDbus an appropriate architecture for robotic applications. (Author)
[1] Richard James Swan. The switching structure and addressing architecture of an extensible multiprocessor: cm*. , 1978 .
[2] T. J. Bergendahl,et al. DIGITAL EQUIPMENT CORPORATION. , 1968, Analytical chemistry.
[3] A. C. Sanderson,et al. Rapid bus multiprocessor system , 1981 .
[4] Samuel P. Harbison,et al. Reflections in a pool of processors - An experience report on C.mmp/Hydra , 1978, AFIPS National Computer Conference.