High-speed, Low-power, Low Voltage Pipelined Analog-to-digital Converter High Speed, Low Power, Low Voltage Pipelined Analog-to-digital Converter Chapter 1 Introduction Chapter 4 Experimenta Prototype and Measurement Results Appendix a Reference Voltage Generator

[1]  Toshio Kumamoto,et al.  A 10b 20 Ms/s 3 V-supply CMOS A/D converter for integration into system VLSIs , 1994, Proceedings of IEEE International Solid-State Circuits Conference - ISSCC '94.

[2]  Robert G. Meyer,et al.  Future directions in silicon ICs for RF personal communications , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[3]  Paul R. Gray,et al.  A 13-b 2.5-MHz self-calibrated pipelined A/D converter in 3- mu m CMOS , 1991 .

[4]  A.S. Sedra,et al.  Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.

[5]  Paul R. Gray,et al.  A 10 b, 20 Msample/s, 35 mW pipeline A/D converter , 1995, IEEE J. Solid State Circuits.

[6]  L. R. Carley,et al.  An 85 mW, 10 b, 40 Msample/s CMOS parallel-pipelined ADC , 1995 .

[7]  S. H. Lewis,et al.  A pipelined 5-Msample/s 9-bit analog-to-digital converter , 1987 .

[8]  Behzad Razavi,et al.  A 12 b 5 MS/s two-step CMOS A/D converter , 1992, 1992 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[9]  Robert G. Meyer,et al.  Analysis and Design of Analog Integrated Circuits , 1993 .

[10]  K. Bult,et al.  A fast-settling CMOS op amp with 90 dB DC-gain and 116 MHz unity-gain frequency , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[11]  Paul R. Gray,et al.  An 8b 85MS/s Parallel Pipeline A/D Converter in 1μm CMOS (Special Section on the 1992 VLSI Circuits Symposium) , 1993 .

[12]  Behzad Razavi,et al.  Design techniques for high-speed, high-resolution comparators , 1992 .

[13]  P. R. Gray,et al.  A 100 MHz A/D interface for PRML magnetic disk read channels , 1994 .

[14]  A. Matsuzawa,et al.  A 10 b 20 MHz 30 mW pipelined interpolating CMOS ADC , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[15]  A. Karanicolas,et al.  A 15-b 1-Msample/s digitally self-calibrated pipeline ADC , 1993 .

[16]  Paul R. Gray,et al.  A power optimized 13-bit 5M samples/s pipelined analog to digital converter in 1.2 /spl mu/m CMOS , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[17]  Y.-M. Lin.  Performance limitations on high-resolution video-rate analog-to-digital interfaces , 1990 .

[18]  D. Allstot,et al.  A 85-mW, 10-bit 40-Ms/s ADC with decimated parallel architecture , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[19]  Bernhard E. Boser,et al.  The Design of Sigma-Delta Modulation Analog-to-Digit a 1 Converters , 2004 .

[20]  Thomas Cho.  Low-power low-voltage analog-to-digital conversion tech-niques using pipelined architectures , 1995 .

[21]  Paul R. Gray,et al.  A 10-bit, 20-MS/s, 35-mW pipeline A/D converter , 1994, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '94.

[22]  David Cline.  Noise, Speed, and Power Trade-offs in Pipelined Analog to Digital Converters , 1995 .