Boundary Scan Extension for Testing Distributed Reconfigurable Hardware Systems

This paper deals with testing a distributed reconfigurable hardware systems (DRHSs) by proposing a new extension of the IEEE Std. 1149.1 named reconfigurable joint test action group (RJTAG). The first step introduces an extension of the boundary scan architecture by changing the usual boundary scan register (BSR) into a reconfigurable BSR. The second extends the JTAG key instructions that cover reconfigurable internal test and reconfigurable external test. For a coherent testing of different subsystems, a global DRHS test algorithm is proposed. The basic idea behind coherent testing is to enable testing of dependent circuits and their interconnections according to the coordination and interconnection matrices. Finally, in order to illustrate the effectiveness of the proposed algorithm, we have conducted experiments on combinational and asynchronous sequential DRHS.

[1]  Masahiro Fujita,et al.  An ATPG Method for Double Stuck-At Faults by Analyzing Propagation Paths of Single Faults , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  M. Khalgui,et al.  Toward a New Methodology for an Efficient Test of Reconfigurable Hardware Systems , 2018, IEEE Transactions on Automation Science and Engineering.

[3]  Filipe Moutinho,et al.  Asynchronous-Channels Within Petri Net-Based GALS Distributed Embedded Systems Modeling , 2014, IEEE Transactions on Industrial Informatics.

[4]  Vishwani D. Agrawal,et al.  Diagnostic and detection fault collapsing for multiple output circuits , 2005, Design, Automation and Test in Europe.

[5]  Olfa Mosbahi,et al.  Distributed Reconfigurable B approach for the specification and verification of B-based distributed reconfigurable control systems , 2017 .

[6]  Olfa Mosbahi,et al.  Reconfigurable Coordination of Distributed Discrete Event Control Systems , 2015, IEEE Transactions on Control Systems Technology.

[7]  Congyin Shi,et al.  A Built-In Self-Test and In Situ Analog Circuit Optimization Platform , 2018, IEEE Transactions on Circuits and Systems I: Regular Papers.

[8]  Ioan Lie,et al.  LabVIEW implemented Boundary-Scan Tester , 2011, Proceedings of the 2011 34th International Spring Seminar on Electronics Technology (ISSE).

[9]  Terry Borroz.  Flexible high performance architecture for boundary scan execution hardware , 2015, 2015 IEEE AUTOTESTCON.

[10]  Arnaud Virazel,et al.  Scan-Chain Intra-Cell Aware Testing , 2018, IEEE Transactions on Emerging Topics in Computing.

[11]  Jennifer Hasler,et al.  Tuning of Multiple Parameters With a BIST System , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Dilip K. Bhavsar.  Synchronizing the IEEE 1149.1 Test Access Port for Chip-Level Testability , 2000, IEEE Des. Test Comput..

[13]  Min Wang,et al.  A novel configurable boundary-scan circuit design of SRAM-based FPGA , 2011, 2011 IEEE International Conference on Computer Science and Automation Engineering.

[14]  Olfa Mosbahi,et al.  New solutions for optimal hardware tests of reconfigurable hardware systems , 2015, 2015 International Conference on Pervasive and Embedded Computing and Communication Systems (PECCS).

[15]  Weikun Xie,et al.  Testing FPGA devices on an Automatic Test Equipment , 2013 .

[16]  James Lyke,et al.  An Introduction to Reconfigurable Systems , 2015, Proceedings of the IEEE.

[17]  Peter Wohl,et al.  Enhancing testability by structured partial scan , 2012, 2012 IEEE 30th VLSI Test Symposium (VTS).

[18]  Shengye Wang,et al.  A novel structure of dynamic configurable scan chain bypassing unconcerned segments on the fly , 2013, 2013 IEEE 10th International Conference on ASIC.

[19]  Amit Prakash Singh,et al.  IEEE 1149.1 test acess port (JTAG) verification using verilog simulation , 2016, 2016 International Conference on Electrical, Electronics, and Optimization Techniques (ICEEOT).

[20]  Seema Srinivas,et al.  Design and implementation of boundary scan testing of core logic on FPGA , 2017, 2017 2nd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT).